Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Integrating Virtual Prototype #33

Merged
merged 58 commits into from
Aug 13, 2024
Merged

Integrating Virtual Prototype #33

merged 58 commits into from
Aug 13, 2024

Conversation

ErickOF
Copy link
Owner

@ErickOF ErickOF commented Aug 13, 2024 •
edited
Loading

Adding the virtual prototype with all the TLM models.

ErickOF and others added 30 commits August 3, 2024 12:30
@ErickOF
Adding old code for the router module
313567a
@ErickOF
Merge pull request #30 from ErickOF/fix-router_tlm
5e019e5 
Adding old code for the router module
@RMorales25
Add RISCV_TLM and connecting filter
4843711
@RMorales25
Connect other HW modules
f79be54
@RMorales25
Fix address map
69e092c
@RMorales25
Add transmitter and receiver modules
44de5a0
@RMorales25
Add sobel module
ea81459
@RMorales25
Integrate new modules in the RISV-TLM
df81d92
@RMorales25
use stb (temporary) to load images
1dd1f9a
@RMorales25
Modify base sw.cpp to just copy image input->output
e781f6c
@RMorales25
Delete unnecessary prints
d7b7fdd
@RMorales25
Load two images
91e316a
@RMorales25
Add unification sw
b298f84
@jgavillalobos
Fix naming of SC_MODULES
d993d5d
@jgavillalobos
Add compilation option to avoid using prints
1dc8a7e
@jgavillalobos
Adding ignore print options on compilation and normal make command
2e3aaea
@jgavillalobos
Account for compression rate not multiple of 8 bytes
b342383
@jgavillalobos
Fix counter increment in compression
d0a2ab3
@jgavillalobos
Fix issues after rebase
1c1bd3f
@jgavillalobos
Merge pull request #31 from ErickOF/jvillalobos/TLM_FIXES
0bbd49b 
Add compilation flags to avoid debug prints
@RMorales25 @jgavillalobos
Add RISCV_TLM and connecting filter
53e2441
@RMorales25 @jgavillalobos
Connect other HW modules
d476a11
@RMorales25 @jgavillalobos
Fix address map
e2da7da
@RMorales25 @jgavillalobos
Add transmitter and receiver modules
aa36976
@RMorales25 @jgavillalobos
Add sobel module
411343e
@RMorales25 @jgavillalobos
Integrate new modules in the RISV-TLM
4bd43ce
@RMorales25 @jgavillalobos
use stb (temporary) to load images
e190318
@RMorales25 @jgavillalobos
Modify base sw.cpp to just copy image input->output
eb0bd5a
@RMorales25 @jgavillalobos
Delete unnecessary prints
51a8ea6
@RMorales25 @jgavillalobos
Load two images
d7807cb
RMorales25 and others added 24 commits August 7, 2024 23:27
@RMorales25
Add img unification to freeRTOS sw
f0a8d5c
@jgavillalobos
Fix address map and Sobel module to access data
316b95b
@jgavillalobos
Add functions to preload specific images for different stages of the …
7197c93 
…processing
@jgavillalobos
Add FreeRTOS software and first task to test sobel
7e81c6a
@jgavillalobos
Fix Sobel module bug with indexing data and add the testing of procce…
5e95f71 
…ssing all the image
@jgavillalobos
Optimize writes to Sobel Window
18736b6
@jgavillalobos
Add gray conversion function
376baa2
@jgavillalobos
Merge remote-tracking branch 'origin/VirtualPrototype' into jvillalob…
8e14d24 
…os/Sobel_Virtual_Prototype
@jgavillalobos
Add filter testing
5ae4ff0
@jgavillalobos
Add unification of gradients
7eb428d
@jgavillalobos
Add all data flow from grayscale conversion to gradient unification
b2eec77
@fa-jimenez
Add implementation for the tlm ethernet
eb8bc2c
@jgavillalobos
Merge remote-tracking branch 'origin/branch/feature/tlm_ethernet' int…
d7d1118 
…o jvillalobos/Sobel_Virtual_Prototype
@jgavillalobos
Update TLM model of ethernet to work with new address map
499cda3
@jgavillalobos
Add ethernet TLM model to Virtual Prototype
a1001fc
@ErickOF
Adding VGA TLM
a8d0397
@jgavillalobos
Fix VGA call of run task
1941cbd
@jgavillalobos
Fix typo
50004ae
@jgavillalobos
Fix allocation of image in memory
c1de6e8
@jgavillalobos
Add Ethernet decoder to verify the transmision of the image
0f48930
@jgavillalobos
Merge remote-tracking branch 'origin/feature-tlm_vga_ams' into jvilla…
b1699b8 
…lobos/Sobel_Virtual_Prototype
@jgavillalobos
Add VGA module to Virtual Prototype
fa8dec3
@jgavillalobos
Release all the steps in the pipeline
9e5b1f7
@jgavillalobos
Merge pull request #32 from ErickOF/jvillalobos/Sobel_Virtual_Prototype
fe95f81 
Adding virtual prototype with all the TLM models
@ErickOF ErickOF added the enhancement New feature or request label Aug 13, 2024
@ErickOF ErickOF added this to the project4 milestone Aug 13, 2024
@ErickOF ErickOF merged commit abfd9ad into main Aug 13, 2024
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees

@ErickOF ErickOF

@jgavillalobos jgavillalobos

@fa-jimenez fa-jimenez

Labels
enhancement New feature or request
Projects
None yet
Milestone
project4
Development

Successfully merging this pull request may close these issues.
4 participants
@ErickOF @jgavillalobos @fa-jimenez @RMorales25