Skip to content

Issues: IHP-GmbH/IHP-Open-PDK

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

69 Open 122 Closed
69 Open 122 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

MIM.i rule in magic tech
#376 opened Mar 5, 2025 by smunaut
4
Process Spec 0.2: HV-NMOS/HV-PMOS spec unclear statement about validity conditions.
#375 opened Mar 5, 2025 by smunaut
@ChristianWittke
1
Process Specification Document: Unclear references for GatPoly in 2.13
#370 opened Feb 27, 2025 by martinjankoehler
@ChristianWittke
2
Missing documentation / datasheets for IO cells
#369 opened Feb 27, 2025 by sergeiandreyev
Issue with install.py scripts and .spiceinit
#368 opened Feb 26, 2025 by PhillipRambo
@KrzysztofHerman
LVS feature request: option for implicitly connecting nets
#364 opened Feb 17, 2025 by stafverhaegen-chipflow
2
Custom netlist parser makes LVS fail
#363 opened Feb 17, 2025 by stafverhaegen-chipflow
2
Vagueness in layer relations in layout_rules.pdf
#362 opened Feb 16, 2025 by MilosMitrovic411
@stefansimon42
4
NGSPICE basic testcases : Unknown model type pspnqs103va
#360 opened Feb 13, 2025 by lionelsaintecluque
@KrzysztofHerman
14
Compile for Xyce models fails
#352 opened Feb 10, 2025 by hpretl
15
m parameter in lv_mos models of Xyce in the current dev-branch dont work
#350 opened Feb 6, 2025 by olisnr
2
LVS behaviour with parallel MIM Capacitors
#347 opened Jan 30, 2025 by adrienluitot
3
DRM - pSD section - ThickGateOx mentionned but not shown documentation Improvements or additions to documentation
#346 opened Jan 29, 2025 by adrienluitot
4
KLayout: wrong LEF/DEF mapping for boundary bug Something isn't working
#345 opened Jan 29, 2025 by mole99
@KrzysztofHerman
Need clarification on rule LU.c/LU.c1 documentation Improvements or additions to documentation question Further information is requested
#343 opened Jan 28, 2025 by RTimothyEdwards
@stefansimon42
12
Error in DRC Maximal "GFill.j" bug Something isn't working
#341 opened Jan 24, 2025 by rupokdas147
2
Need the Noise Test Circuits of HBTs question Further information is requested
#340 opened Jan 21, 2025 by EngGhaith
9
Can't Solve Fill Cell/Density DRC Error
#337 opened Jan 21, 2025 by shafinhossain
@PhillipRambo
20
Questions about LVS enhancement New feature or request
#336 opened Jan 20, 2025 by adrienluitot
27
pTap guardring LVS issues bug Something isn't working
#332 opened Jan 15, 2025 by PhillipRambo
5
Discrepency between Ngspice and Xyce simulation
#323 opened Jan 9, 2025 by adrienluitot
@KrzysztofHerman
4
Importing MOS library
#322 opened Jan 8, 2025 by ArashKat
@KrzysztofHerman
5
Ngspice cannot run transient with s2p files in matching networks
#317 opened Jan 7, 2025 by shafinhossain
2
Simulation Issues with s2p File-based Inductors
#314 opened Jan 2, 2025 by rupokdas147
@dwarning @KrzysztofHerman
26
Better alignment and clearer structures of std_cell enhancement New feature or request
#311 opened Dec 28, 2024 by SteffenReith
@b10346
1
ProTip! Type g i on any issue or pull request to go back to the issue listing page.