Merge pull request #68 from arturum1/master #164
ci.yml
on: push
verilator-baremetal
54s
uart16550
14s
iverilog-baremetal
1m 26s