forked from byungwoo733/riscv-ovpsim
-
Notifications
You must be signed in to change notification settings - Fork 0
/
riscvBus.h
52 lines (44 loc) · 1.26 KB
/
riscvBus.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
/*
* Copyright (c) 2005-2020 Imperas Software Ltd., www.imperas.com
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
* either express or implied.
*
* See the License for the specific language governing permissions and
* limitations under the License.
*
*/
#pragma once
// VMI header files
#include "vmi/vmiTyperefs.h"
// model header files
#include "riscvTypeRefs.h"
//
// These specify the maximum bus widths supported for Sv32 and Sv64
//
#define RISCV_PMP_BITS_32 34
#define RISCV_PMP_BITS_64 56
//
// Allocate bus port specifications at root level
//
void riscvNewRootBusPorts(riscvP riscv);
//
// Allocate bus port specifications at leaf level
//
void riscvNewLeafBusPorts(riscvP riscv);
//
// Free bus port specifications
//
void riscvFreeBusPorts(riscvP riscv);
//
// Return any domain connected to the artifact port implementing CSRs
//
memDomainP riscvGetExternalCSRDomain(riscvP riscv);