Skip to content

Latest commit

 

History

History
5 lines (4 loc) · 264 Bytes

README.md

File metadata and controls

5 lines (4 loc) · 264 Bytes

e203_7010

This repo is my fpga learning project. I'm an junior IC designer,I'm very obsessed by risc-v cpu and FPGA engoneering right now,so I copy a blog about integate a risc-v cpu core into a FPGA board.

I'm working on both of them rght now , core and FPGA.