New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[BUG] VCD File not appearing after using the logic analyzer #75

Open

LelouBil opened this issue Jul 31, 2024 · 0 comments

Labels

bug

LelouBil commented Jul 31, 2024

Describe the bug
If you use the logic analyzer, there is no vcd file after you stop the simulation

To Reproduce
Steps to reproduce the behavior:

Use a wokwi diagram containing a logic analyzer
Record some samples
Stop the simulation
Nothing

Expected behavior
A .vcd file in the projet directory ?

LelouBil added the bug label

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment