Skip to content

Latest commit

 

History

History
108 lines (79 loc) · 6.63 KB

README.md

File metadata and controls

108 lines (79 loc) · 6.63 KB
Raw

Mi-V Extended Subsystem Design Guide Configuration 3: PF uPROM Boot

This folder contains Tcl scripts that build Libero SoC v2024.2 MIV_ESS DGC3 design project for the PolarFire Eval Kit. The script is executed in Libero SoC to generate the sample design.

This design is compatible with Libero SoC v2024.2. Using older versions of Libero SoC will result in errors.

PF_Eval_Kit_MIV_RV32_BaseDesign

Config Description
DGC3 This design uses the MIV_RV32 core configured as follows:
  • RISC-V Extensions: IMC
  • Multiplier: MACC (Pipelined)
  • Interfaces: AHBL Initiator (mirrored), APB3 Initiator
  • Reset Vector Address: 0x4000_0000
  • Internal IRQs: 6
  • TCM: Enabled
  • TCM APB Target (TAS): Enabled
  • System Timer: Internal MTIME enabled, Internal MTIME IRQ enabled
  • Debug: enabled
This design uses the MIV_ESS core configured as follows:
  • Bootstrap: Enabled
  • Bootstrap Source: uPROM
  • uDMA: Disabled
  • GPIO: Enabled, 2 GPIO_IN and 4 GPIO_OUT (fixed config)
  • I2C: Disabled
  • PLIC: Disabled
  • SPI: Disabled
  • Timer: Disabled
  • UART: Enabled
  • Watchdog: Disabled

This design configuration is only available for the PolarFire Eval Kit (Revision D with production silicon devices).

Instructions

Running Libero SoC in GUI mode, with Script Arguments

1. Open Libero SoC
2. Execute the selected script, Project -> Execute Script
3. Select the directory that the script is located in, using the "..."
4. Select the script and select "Open"
5. In the arguments text box, enter "DGC3 SYNTHESIZE PS"
6. Select the "Run" button to execute the script
7. Once complete, a script report will be generated.

In this example, the arguments "DGC3 SYNTHESIZE PS" are entered to take the production silicon (PS) die project through to Synthesis.

Libero executes the script and opens the Mi-V sample project targeted for a production silicon (PS) die. The script adds Timing constraints to the project for Synthesis, Place and Route, and Timing Verification. Additionally, I/O Constraints are added to the project for Place and Route. The project can now be taken through the remainder of the Libero SoC design flow.

Script Arguments

The complete set of script arguments are documented here.

First argument:

Argument Description
DGC3 Generate a MIV_ESS example design from the MIV_ESS v2.0 Design Guide (accessible from the Libero catalog)

Second argument:

Argument Description
SYNTHESIZE Run synthesis on the design
PLACE_AND_ROUTE Run place and route on the design
GENERATE_BITSTREAM Generate the bitstream for the design
EXPORT_PROGRAMMING_FILE Export the programming file (.job)

Third argument:

Argument Description
PS Build a base design targeted for 'PS' die
ES Build a base design targeted for 'ES' die

Software Provided

There are two programs included with this configuration:

  • miv-rv32i-systick-blinky.hex: A Hex program configured to run from TCM's address (0x4000_0000). The program is initialized in the uPROM system controller component (PF_uPROM).

    The example hex program was created using miv-rv32i-systick-blinky in release mode (miv32i-Release). For more information about the project go to bare metal example: miv-rv32i-systick-blinky

Design Guide Configuration - DGC3: PF uPROM Boot

Features

The Libero designs include the following features:

  • A soft RISC-V processor operating at 50 MHz
  • A RISC-V debug block allowing on-target debug using SoftConsole
  • An Extended Subsystem with integrated peripherals
  • Target SRAM/TCM memory (32kB)
  • User peripherals: MIV_ESS (Bootstrap, GPIO, UART), PF_uPROM

Boot Sequence Operation

A more detailed description of the boot sequence can be found in this section.

Pre-requisites:

  • The board needs to be programmed with DGC3 bitstream. Refer to this section, run the [Libero Design](#Running Libero SoC in GUI mode, with Script Arguments)
1. Once the board has been powered-on, hold SW8 to enable the Bootstrap functionality in the MIV_ESS. Then press and release SW6 or SW7 to perform a system reset request or reset cycle the board.
2. MIV_ESS copies a program from the PF_uPROM component to the MIV_RV32 Tightly-Coupled Memory (TCM) via the TCM APB Target (TAS) interface.
3. When the transfer from PF_uPROM component is complete, MIV_ESS releases MIV_RV32 core from reset and MIV_RV32 is allowed to boot the program from TCM.
4. The LEDs on the PolarFire Eval Kit will start blinking, signifying Bootstrap has completed its transfer and SW6 can then be released.

Peripherals - MIV_ESS

Peripheral Address Start Address End
PLIC 0x7000_0000 0x70FF_FFFF
UART 0x7100_0000 0x71FF_FFFF
Timer 0x7200_0000 0x72FF_FFFF
CoreTimer_0 / MIV_ESS_APBSLOT3 0x7300_0000 0x73FF_FFFF
CoreTimer_1 / MIV_ESS_APBSLOT4 0x7400_0000 0x74FF_FFFF
GPIO 0x7500_0000 0x75FF_FFFF
SPI 0x7600_0000 0x76FF_FFFF
uDMA 0x7800_0000 0x78FF_FFFF
WDOG 0x7900_0000 0x79FF_FFFF
I2C 0x7A00_0000 0x7AFF_FFFF
MIV_ESS_APBSLOTB_BASE 0x7B00_0000 0x7BFF_FFFF
MIV_ESS_APBSLOTC_BASE 0x7C00_0000 0x7CFF_FFFF
MIV_ESS_APBSLOTD_BASE 0x7D00_0000 0x7DFF_FFFF
MIV_ESS_APBSLOTE_BASE 0x7E00_0000 0x7EFF_FFFF
MIV_ESS_APBSLOTF_BASE 0x7F00_0000 0x7FFF_FFFF

Memory Sources

Memory Source Address Start Address End Size
TCM 0x4000_0000 0x4000_7FFF 32kB