Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[WIP] Update InterconnectingConverter and HVDC structs #1166

Merged
merged 9 commits into from
Oct 1, 2024

Conversation

rodrigomha
Copy link
Contributor

@rodrigomha rodrigomha commented Jul 31, 2024

Do not merge until we are ready in implementing all constraints in PSI

Tests are passing locally with:
NREL-Sienna/PowerSystemCaseBuilder.jl#105
NREL-Sienna/PowerSystemsTestData#61

Copy link

codecov bot commented Jul 31, 2024

Codecov Report

Attention: Patch coverage is 64.70588% with 6 lines in your changes missing coverage. Please review.

Project coverage is 84.55%. Comparing base (ee43211) to head (4eb1bea).
Report is 11 commits behind head on main.

Files with missing lines Patch % Lines
src/models/supplemental_constructors.jl 50.00% 3 Missing ⚠️
src/models/generated/InterconnectingConverter.jl 75.00% 2 Missing ⚠️
src/models/generated/TwoTerminalHVDCLine.jl 50.00% 1 Missing ⚠️
Additional details and impacted files

Impacted file tree graph

@@            Coverage Diff             @@
##             main    #1166      +/-   ##
==========================================
- Coverage   84.59%   84.55%   -0.05%     
==========================================
  Files         181      181              
  Lines        8379     8389      +10     
==========================================
+ Hits         7088     7093       +5     
- Misses       1291     1296       +5     
Flag Coverage Δ
unittests 84.55% <64.70%> (-0.05%) ⬇️

Flags with carried forward coverage won't be shown. Click here to find out more.

Files with missing lines Coverage Δ
src/parsers/power_models_data.jl 91.98% <ø> (ø)
src/parsers/power_system_table_data.jl 82.36% <100.00%> (ø)
src/models/generated/TwoTerminalHVDCLine.jl 93.10% <50.00%> (-6.90%) ⬇️
src/models/generated/InterconnectingConverter.jl 94.11% <75.00%> (+0.78%) ⬆️
src/models/supplemental_constructors.jl 35.00% <50.00%> (+6.42%) ⬆️

"validation_action": "warn"
},
{
"name": "dc_current_limits",
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

use a single quantity for absolute value.

"validation_action": "warn"
},
{
"name": "dc_current_limits",
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

change limits to dc_current_maximum

@rodrigomha rodrigomha changed the title [WIP] Update InterconnectingConverter struct [WIP] Update InterconnectingConverter and HVDC structs Sep 23, 2024
@jd-lara jd-lara marked this pull request as ready for review October 1, 2024 18:55
@jd-lara jd-lara self-assigned this Oct 1, 2024
@jd-lara jd-lara self-requested a review October 1, 2024 18:55
@jd-lara jd-lara merged commit 54e11af into main Oct 1, 2024
9 of 11 checks passed
@jd-lara jd-lara deleted the rh/update_ipc_struct branch December 13, 2024 19:25
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants