-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy path.gitignore
54 lines (54 loc) · 2.34 KB
/
.gitignore
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
/fixed-library/__pycache__
/fixed-library/*/__pycache__
/fixed-library/*/sim_build
/fixed-library/*/results.xml
/fixed-library/*/*.json
/fixed-library/fixed-point-models/fixed_point_models/__pycache__
/fixed-library/fixed-point-models/build
/fixed-library/fixed-point-models/fixed_point_models.egg-info
/equation-high-level-synthesis/module-*/*
/izhikevich-core/izhikevich-tb/sim_build
/izhikevich-core/izhikevich-tb/results.xml
/izhikevich-core/izhikevich-tb/__pycache__
/izhikevich-core/izhikevich-tb/output.log
/izhikevich-core/izhikevich-tb/temp.sv
/izhikevich-core/scaled-izhikevich-tb/results.xml
/izhikevich-core/scaled-izhikevich-tb/__pycache__
/izhikevich-core/scaled-izhikevich-tb/output.log
/izhikevich-core/18-bit-izhikevich-tb/sim_build
/izhikevich-core/18-bit-izhikevich-tb/results.xml
/izhikevich-core/18-bit-izhikevich-tb/__pycache__
/izhikevich-core/18-bit-izhikevich-tb/output.log
/izhikevich-core/20-bit-izhikevich-tb/sim_build
/izhikevich-core/20-bit-izhikevich-tb/results.xml
/izhikevich-core/20-bit-izhikevich-tb/__pycache__
/izhikevich-core/20-bit-izhikevich-tb/output.log
/izhikevich-core/24-bit-izhikevich-tb/sim_build
/izhikevich-core/24-bit-izhikevich-tb/results.xml
/izhikevich-core/24-bit-izhikevich-tb/__pycache__
/izhikevich-core/24-bit-izhikevich-tb/output.log
/izhikevich-core/cornell-izhikevich-tb/sim_build
/izhikevich-core/cornell-izhikevich-tb/results.xml
/izhikevich-core/cornell-izhikevich-tb/__pycache__
/izhikevich-core/cornell-izhikevich-tb/output.log
/izhikevich-core/scaled-izhikevich-tb/sim_build
/izhikevich-core/stdp/stdp-tb/sim_build
/izhikevich-core/stdp/stdp-tb/results.xml
/izhikevich-core/stdp/stdp-tb/__pycache__
/izhikevich-core/stdp/stdp-tb/output.log
/izhikevich-core/izhikevich-matrix/sim_build
/izhikevich-core/izhikevich-matrix/results.xml
/izhikevich-core/izhikevich-matrix/__pycache__
/communication/spi/spi-tb/peripheral-tb/results.xml
/communication/spi/spi-tb/peripheral-tb/__pycache__
/communication/spi/spi-tb/peripheral-tb/sim_build
/communication/spi/spi-4-byte-reciever/results.xml
/communication/spi/spi-4-byte-reciever/__pycache__
/communication/spi/spi-4-byte-reciever/sim_build
/communication/spi/pins-test/results.xml
/communication/spi/pins-test/__pycache__
/communication/spi/pins-test/sim_build
/ram/ram-tb/__pycache__
/ram/ram-tb/sim_build
/ram/ram-tb/results.xml
/spike-trains/poisson-neuron/pn-gen-tb/output.log