Skip to content

Latest commit

 

History

History
25 lines (19 loc) · 1.08 KB

README.md

File metadata and controls

25 lines (19 loc) · 1.08 KB

6_Ball_Pool

Made for NUS Module EE2026 - Digital Design

Coded in HDL: Verilog

Refer to the source files for more info!

Project done by:

  1. Tan Bingxue Gerard
  2. Tan Yixin
  3. Ian Freda Hariyanto
  4. Gandhi Parth Sanjay

Feel free to reach out to me @ [email protected] if you wanna know more!

Pictures of the Project:

image image image image

Receiver's Connection:

image

Transmitter's Connection:

image