You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Currently the .pcf file uses round parentheses for bus bits, for example:
set_io my_bus(0) IO_23
It would be nice if we would support square brackets instead of, or in addition to, round parentheses, so that the bus names would match the RTL source code (Verilog):
set_io my_bus[0] IO_23
The text was updated successfully, but these errors were encountered:
Currently the .pcf file uses round parentheses for bus bits, for example:
set_io my_bus(0) IO_23
It would be nice if we would support square brackets instead of, or in addition to, round parentheses, so that the bus names would match the RTL source code (Verilog):
set_io my_bus[0] IO_23
The text was updated successfully, but these errors were encountered: