Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Building docker fails #54

Open
whatnick opened this issue Jan 25, 2021 · 1 comment
Open

Building docker fails #54

whatnick opened this issue Jan 25, 2021 · 1 comment

Comments

@whatnick
Copy link

Attempting to build docker locally with :

docker build . -t symbiflow-ql-slim-buster

Fails with :

4.3.2. Analyzing design hierarchy..
ERROR: Module `qlal4s3b_cell_macro' referenced in module `top' in cell `u_qlal4s3b_cell_macro' does not have a port named 'Sys_Clk0'.
make[3]: *** [quicklogic/pp3/tests/counter/CMakeFiles/file_quicklogic_pp3_tests_counter_counter-ql-chandalar_ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp_top.eblif.dir/build.make:84: quicklogic/pp3/tests/counter/counter-ql-chandalar/ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp/top_synth.json] Error 1
make[2]: *** [CMakeFiles/Makefile2:292322: quicklogic/pp3/tests/counter/CMakeFiles/file_quicklogic_pp3_tests_counter_counter-ql-chandalar_ql-s3-ql-eos-s3-virt-ql-eos-s3-wlcsp_top.eblif.dir/all] Error 2
make[1]: *** [CMakeFiles/Makefile2:271253: quicklogic/pp3/tests/CMakeFiles/all_quick_tests.dir/rule] Error 2
make: *** [Makefile:218: quicklogic/pp3/tests/CMakeFiles/all_quick_tests.dir/rule] Error 2
@charkster
Copy link

charkster commented Feb 20, 2021

I'm seeing this too. Looks like the is techmap is out-of-date. I compared with qlal4s3b_cell_macro in my x86_64 build and it has the Sys_Clk0 port.

I needed to replace these files with the x86_64 install version (and was able to get it resolved):
symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v
symbiflow/share/yosys/quicklogic/pp3_cells_sim.v
symbiflow/share/yosys/quicklogic/pp3_cells_map.
quicklogic-yosys/techlibs/quicklogic/pp3_cells_sim.v
quicklogic-yosys/techlibs/quicklogic/pp3_cells_map.v
quicklogic-yosys/share/quicklogic/pp3_cells_sim.v
quicklogic-yosys/share/quicklogic/pp3_cells_map.v

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants