Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

First attempt at submission #16

Merged
merged 2 commits into from
Jul 13, 2024
Merged

First attempt at submission #16

merged 2 commits into from
Jul 13, 2024

Conversation

FaresBadrCA
Copy link
Contributor

No description provided.

@lukasc-ubc
Copy link
Member

Floor plan dimensions don't match what is specified in the slides.

How do you expect the current to flow from a single pad, around each loop?

- Fixed routing layer only using one bonding pad. 
- Fixed size of bonding pad (100 um to 75 um)
- Fixed spacing between grating couplers and bonding pad being too small.
- Changed IO labels to match the format in "Design for test" slides.
@lukasc-ubc lukasc-ubc merged commit fdf3689 into SiEPIC:main Jul 13, 2024
1 of 3 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants