Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Cleanup #40

Merged
merged 72 commits into from
Feb 1, 2025
Merged

Cleanup #40

merged 72 commits into from
Feb 1, 2025

Conversation

Dolu1990
Copy link
Member

@Dolu1990 Dolu1990 commented Jan 16, 2025 •
edited
Loading

Ready for merge

@Dolu1990
use ../SpinalHDL
0194946
@Dolu1990
sync
0077b57
@Dolu1990
Merge remote-tracking branch 'origin/dev' into dev-ext
de03870
@Dolu1990
Add PrivilegedParam.mstatusFsInit
dcfe23a
@Dolu1990
VexiiRiscvProbe add clearStats
ba7b236
@Dolu1990
fix ci
0bf034f
@Dolu1990
Merge remote-tracking branch 'origin/dev-ext' into dev
221ccfd
@Dolu1990
remove commented code
85455e4
@Dolu1990
Add comments in vexiiriscv._
1db6578
@Dolu1990
Add comments to vexiiriscv.fetch._
ea4ec9d
@Dolu1990
Move lsu service
90f1b8e
@Dolu1990
Add comments to vexiiriscv.fetch._
4f5dde7
@Dolu1990
fetch comments ++
49f7118
@Dolu1990
Decode comments ++
eff2821
@Dolu1990
schedule comments ++
dfaaa79
@Dolu1990
Dispatcher comments ++
97df86f
@Dolu1990
misc comments ++
a06a059
@Dolu1990
memory comments ++
27eb963
@Dolu1990
various comments ++
8c09ba7
@Dolu1990
TrapPlugin comments ++
35cadf4
@Dolu1990
remove unused code
35dab6f
@Dolu1990
ParamSimple has now --dual-issue and --max-ipc for simpler configuration
44fad05
@Dolu1990
Branch prediction comments ++
2c940e7
@Dolu1990
riscv comments ++
b29da6d
@Dolu1990
Execute comments ++
45c07cb
@Dolu1990
remove unused reference FPU code
0d8d13a
@Dolu1990
BtbPlugin now support single port BTB ram
9e68a2a 
Add missing prediction options in the regressions
@Dolu1990
FPU comments ++
99f18d5
@Dolu1990
LsuCachelessBridge comments ++ aswel as area improvment when used wit…
51748b0 
…h L1
@Dolu1990
lsu comments ++
94c40f2
Dolu1990 added a commit to SpinalHDL/SpinalHDL that referenced this pull request Jan 27, 2025
@Dolu1990
Fix PhaseCheckCrossClock populateCdTag CPU usage SpinalHDL/VexiiRiscv#40
a8b0274
Dolu1990 added a commit to SpinalHDL/SpinalHDL that referenced this pull request Jan 27, 2025
@Dolu1990
Retainer can now be used after the elaboration SpinalHDL/VexiiRiscv#40
c847a64
Dolu1990 added a commit to SpinalHDL/SpinalHDL that referenced this pull request Jan 27, 2025
@Dolu1990
Fix object ScopeProperty.get SpinalHDL/VexiiRiscv#40
6ad7bb0
Dolu1990 added a commit to SpinalHDL/SpinalHDL that referenced this pull request Jan 27, 2025
@Dolu1990
PluginHost now move ContextUser in its own scope to prevent bad naming …
87cb291 
…SpinalHDL/VexiiRiscv#40
Dolu1990 added a commit to SpinalHDL/SpinalHDL that referenced this pull request Jan 27, 2025
@Dolu1990
Fix PhaseCheckCrossClock populateCdTag CPU usage SpinalHDL/VexiiRiscv#40
cdaded0
Dolu1990 added a commit to SpinalHDL/riscv-isa-sim that referenced this pull request Jan 30, 2025
@Dolu1990
Prevent AMO from triggering memory load on page fault which have XR p…
a73b605 
…ermissions (SpinalHDL/VexiiRiscv#40)
Dolu1990 added a commit to SpinalHDL/riscv-isa-sim that referenced this pull request Jan 30, 2025
@Dolu1990
Fix mcounterh (SpinalHDL/VexiiRiscv#40)
6f80728
Dolu1990 added a commit to SpinalHDL/rvls that referenced this pull request Jan 30, 2025
@Dolu1990
Remove hardcoded PMA addr < 0x10000000 || addr > 0x20000000
42aec6a 
Implements CSR_MHPMCOUNTERxH bypass
SpinalHDL/VexiiRiscv#40
@Dolu1990 Dolu1990 merged commit 5b09686 into dev Feb 1, 2025
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@Dolu1990