VHDL comment type for Verilog testbench template

[SebekO]

Describe the bug
If you define your own configurable header under Templates: General and create Verilog testbench template, it will generate VHDL comments style for it.

To Reproduce
Create Verilog testbench template with own configurable header.

Code
You can use this example like your configurable header:

Company: XXX
Engineer: XXX
Create Date: XX/XX/XXXX
Design Name: XXX
Module Name: XXX
Project Name: XXX
Target Devices: RFSoC
Tool Versions: 2023.1
Description: XXX
Dependencies:
Revision:
Revision 0.01 - File Created
Additional Comments:

Please complete the following information:

• OS: Ubuntu 20.04
• VSCode 1.92.2

Screenshots

Additional context
I found previous bug but with opposite problem: #465