Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Use Sta::readVerilog and Sta::linkDesign in OpenROAD instead of dbReadVerilog and dbLinkDesign #6611

Open
eder-matheus opened this issue Jan 29, 2025 · 0 comments
Open

Use Sta::readVerilog and Sta::linkDesign in OpenROAD instead of dbReadVerilog and dbLinkDesign #6611

eder-matheus opened this issue Jan 29, 2025 · 0 comments
Assignees
@eder-matheus
Labels
sta Static Timing Analysis

Comments

@eder-matheus
Copy link
Contributor

No description provided.

@eder-matheus eder-matheus self-assigned this Jan 29, 2025
@eder-matheus eder-matheus added the sta Static Timing Analysis label Jan 29, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@eder-matheus eder-matheus

Labels
sta Static Timing Analysis
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@eder-matheus