You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Bootgen seems to be incorrectly marking the early_handoff attribute when running bootgen -arch zynqmp -read <bin_file> pht. Below is snapshot of the output I see with 2022.1 toolchain.
Additionally, bit 19 of the attributes field (0x00208026) is not set.
The version of bootgen I'm using.
****** Xilinx Bootgen v2022.1
**** Build date : Apr 18 2022-16:02:32
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
The text was updated successfully, but these errors were encountered:
Bootgen seems to be incorrectly marking the early_handoff attribute when running
bootgen -arch zynqmp -read <bin_file> pht
. Below is snapshot of the output I see with 2022.1 toolchain.PARTITION HEADER TABLE (bitstream_partitionname_removed.bit)
encrypted_length (0x00) : 0x000b54ff unencrypted_length (0x04) : 0x000b54ff
total_length (0x08) : 0x000b58b0 next_pht(W) (0x0c) : 0x00000490
exec_addr_lo (0x10) : 0x00000000 exec_addr_hi (0x14) : 0x00000000
load_addr_lo (0x18) : 0xffffffff load_addr_hi (0x1c) : 0x00000000
partition_offset (0x20) : 0x0000f400 attributes (0x24) : 0x00208026
section_count (0x28) : 0x00000001 checksum_offset (0x2c) : 0x00000000
iht_offset (0x30) : 0x00000260 ac_offset (0x34) : 0x000c4900
partition_num (0x38) : 0x00000004 checksum (0x3c) : 0xffb03937
attribute list -
trustzone [non-secure] el [el-3]
exec_state [aarch-64] dest_device [PL]
encryption [no] core [none]
checksum [none] authentication [rsa]
owner [efsbl] endianness [little-endian]
early_handoff [8kb] auth_blocks [8kb]
hi-vec [false]
Seems like it's because of the reuse of the variable "val" on this line?
bootgen/readimage-zynqmp.cpp
Line 658 in 4f023ac
Additionally, bit 19 of the attributes field (0x00208026) is not set.
The version of bootgen I'm using.
****** Xilinx Bootgen v2022.1
**** Build date : Apr 18 2022-16:02:32
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
The text was updated successfully, but these errors were encountered: