Skip to content

Commit

Permalink
V1.2 Release
Browse files Browse the repository at this point in the history
*Changelog*

* 略微修改PCB尺寸与原件布局,防止板子与打印件干涉
* 删除了温度传感器周围的铺铜
* 修复一些小bug
  • Loading branch information
acha666 committed Oct 7, 2022
1 parent 94f635e commit fa78be1
Show file tree
Hide file tree
Showing 26 changed files with 209,862 additions and 202,020 deletions.
176,102 changes: 93,956 additions & 82,146 deletions 3D/Stealthburner_Toolhead_PCB.step

Large diffs are not rendered by default.

Binary file added Document/Stealthburner_Toolhead_PCB_V1.2_SCH.pdf
Binary file not shown.
26 changes: 18 additions & 8 deletions Hardware/1_Library.pretty/CP_Radial_D6.3mm_P2.50mm.kicad_mod
Original file line number Diff line number Diff line change
Expand Up @@ -4,22 +4,32 @@
(descr "CP, Radial series, Radial, pin pitch=2.50mm, , diameter=6.3mm, Electrolytic Capacitor")
(tags "CP Radial series Radial pin pitch 2.50mm diameter 6.3mm Electrolytic Capacitor")
(attr through_hole)
(fp_text reference "REF**" (at 1.524 -2.032) (layer "F.SilkS")
(fp_text reference "REF**" (at 7.9756 -4.5466) (layer "F.SilkS")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp 72933d35-eb58-40f7-8fc1-679e2ca06082)
)
(fp_text value "CP_Radial_D6.3mm_P2.50mm" (at 1.25 4.4) (layer "F.Fab")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp ebf070b2-bc3c-46db-9cb5-3e2cb4b2b388)
)
(fp_line (start -1.6866 -0.5842) (end -1.0566 -0.5842) (layer "F.SilkS") (width 0.12) (tstamp 28eef295-e9c3-4174-b8dc-fbdadc9eaeac))
(fp_line (start -1.3716 -0.8992) (end -1.3716 -0.2692) (layer "F.SilkS") (width 0.12) (tstamp 87a1f2d2-c58b-4bb2-8614-f1c786e35092))
(fp_rect (start -2.15 0) (end 4.6 10) (layer "Margin") (width 0.05) (fill none) (tstamp 96eba621-9ee0-45da-9807-172d23a3ac4c))
(pad "1" thru_hole rect (at 0 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask) (tstamp 3f9607ca-c587-40ee-9c64-ab1fd47a6a02))
(pad "2" thru_hole circle (at 2.5 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask) (tstamp e0ef142f-a660-4140-bf49-0316a12f81d0))
(fp_line (start -1.9 -9.25) (end 4.4 -9.25) (layer "F.SilkS") (width 0.12) (tstamp 26dac337-a219-4cd2-81dc-435b03407bf0))
(fp_line (start -1.6358 -0.6858) (end -1.0058 -0.6858) (layer "F.SilkS") (width 0.12) (tstamp 28eef295-e9c3-4174-b8dc-fbdadc9eaeac))
(fp_line (start 4.4 -9.25) (end 4.4 -1.25) (layer "F.SilkS") (width 0.12) (tstamp 702f7c8b-591a-44e1-b29b-8c9dcc8af840))
(fp_line (start -1.3208 -1.0008) (end -1.3208 -0.3708) (layer "F.SilkS") (width 0.12) (tstamp 87a1f2d2-c58b-4bb2-8614-f1c786e35092))
(fp_line (start -1.9 -1.25) (end -1.9 -9.25) (layer "F.SilkS") (width 0.12) (tstamp adcd32c8-7a8e-44d1-be12-2be32f2438ee))
(fp_line (start -1.9 -1.25) (end 4.4 -1.25) (layer "F.SilkS") (width 0.12) (tstamp d6259e9a-2f0c-4cf9-bcde-f2df4e325c67))
(fp_poly (pts
(xy 4.3942 -1.25)
(xy 1.2442 -1.25)
(xy 1.2442 -9.25)
(xy 4.3942 -9.25)
) (layer "F.SilkS") (width 0.12) (fill solid) (tstamp 3f131a08-68b7-4b89-8f15-24ea26ddacf2))
(fp_rect (start -2.032 -9.3726) (end 4.5466 0.9144) (layer "Margin") (width 0.05) (fill none) (tstamp ad297c0f-5bd2-4f73-9430-8ba5e68d9d16))
(pad "1" thru_hole rect (at 2.5 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask) (tstamp e0ef142f-a660-4140-bf49-0316a12f81d0))
(pad "2" thru_hole circle (at 0 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask) (tstamp 3f9607ca-c587-40ee-9c64-ab1fd47a6a02))
(model "${KICAD6_3DMODEL_DIR}/Capacitor_THT.3dshapes/CP_Radial_D6.3mm_P2.50mm.wrl"
(offset (xyz 0 0 0))
(offset (xyz 0 1.5 3.2))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
(rotate (xyz 90 0 0))
)
)
153,167 changes: 75,515 additions & 77,652 deletions Hardware/Stealthburner_Toolhead_PCB.kicad_pcb

Large diffs are not rendered by default.

13 changes: 8 additions & 5 deletions Hardware/Stealthburner_Toolhead_PCB.kicad_pro
Original file line number Diff line number Diff line change
Expand Up @@ -34,8 +34,8 @@
"other_text_upright": false,
"pads": {
"drill": 0.0,
"height": 0.6,
"width": 1.325
"height": 1.6,
"width": 1.6
},
"silk_line_width": 0.15,
"silk_text_italic": false,
Expand All @@ -45,7 +45,7 @@
"silk_text_upright": false,
"zones": {
"45_degree_only": false,
"min_clearance": 0.0
"min_clearance": 0.15
}
},
"diff_pair_dimensions": [
Expand All @@ -55,7 +55,10 @@
"width": 0.0
}
],
"drc_exclusions": [],
"drc_exclusions": [
"copper_edge_clearance|115866801|120000000|f4c23305-85a7-4d0d-9458-bec670902296|4851ac23-a4e0-4bb0-9458-230ff06097a3",
"copper_edge_clearance|127000000|120000000|257e2540-3aba-4315-853c-95ab44b52dd3|77cd8acf-5d9b-467b-8fbd-910bf7b3b6d2"
],
"meta": {
"version": 2
},
Expand Down Expand Up @@ -428,7 +431,7 @@
"workbook_filename": ""
},
"page_layout_descr_file": "",
"plot_directory": "",
"plot_directory": "../Document/",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"subpart_first_id": 65,
Expand Down
Loading

0 comments on commit fa78be1

Please sign in to comment.