Skip to content

Issues: alexforencich/verilog-axi

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

49 Open 22 Closed
49 Open 22 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

it seem like axi_adapter not support outstanding transfer
#83 opened Sep 23, 2024 by DV-Carium
axil_fifo
#82 opened Aug 23, 2024 by 0TulipRose0
1
axi_dma_wr does not respect TKEEP
#81 opened Aug 22, 2024 by KireinaHoro
1
axi_dma_wr seems to give done status before fully writing to DDR?
#80 opened Jul 16, 2024 by abarajithan11
6
Parameters not passed on to axi_crossbar_wr and axi_crossbar_rd in axi_crossbar.v
#79 opened Jul 1, 2024 by RiceShelley
Q: DMA, desc_len VS tlast in axi_dma_wr
#78 opened May 9, 2024 by abarajithan11
3
about AXI DMA
#76 opened May 8, 2024 by zengzhengqi0524
2
About AXI_FULL_CDC
#74 opened Mar 30, 2024 by LZR1567
2
about axi_ram
#73 opened Mar 23, 2024 by nViol3t
2
About the solution for deadlocks
#70 opened Feb 21, 2024 by omeag
14
about tb
#69 opened Feb 18, 2024 by Unicorn619
1
About width missmatch
#68 opened Feb 14, 2024 by a60626316
2
Timing issues with axi_dma_wr
#67 opened Jan 24, 2024 by KireinaHoro
Axi DMA consistently returns DECERR
#66 opened Jan 23, 2024 by EnricoGiordano1992
6
Will unprocessed awvalid signals be stored in AXI Crossbar?
#65 opened Jan 23, 2024 by omeag
6
Q: is there any component for read data out of standard ram/fifo and then transfer the data to axi master
#64 opened Jan 3, 2024 by constant007
4
about axi_ram design specification
#63 opened Dec 8, 2023 by Maani02
Q: Do axi_dma_rd and axi_dma_wr support out of order transactions?
#60 opened Nov 1, 2023 by abarajithan11
2
about AXI_VFIFO
#59 opened Sep 24, 2023 by Monster-Kee
3
awready and wready set high in master without slave value
#57 opened May 18, 2023 by sazam0
axi_interconnect Synthesis
#55 opened May 10, 2023 by GGbang2
1
AXI Lite interconnect in N to 1 configuration
#54 opened May 2, 2023 by Twistix
2
AXI Reset Signal
#53 opened May 2, 2023 by mkokki
About priority_encoder
#52 opened Mar 30, 2023 by GGbang2
4
AXI interconnect
#51 opened Mar 8, 2023 by ilamparithy01
2
ProTip! Add no:assignee to see everything that’s not assigned.