Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add Xilinx VC709 example #62

Open
wants to merge 2 commits into
base: master
Choose a base branch
from
Open

Conversation

wingel
Copy link

@wingel wingel commented Jan 4, 2021

Hi, I added an example for the Xilinx VC709 reference board based on the NetFPGA_SUME example. Hope you'll find it useful.

wingel added 2 commits January 4, 2021 01:06
The VC709 and NetFPGA_SUME are very similar.  The same gtx transceiver
IP blocks are used, just with different pin assigmnents.

The I2C MUX and SI5324 resets are active low on the VC709 compared
to active high on the NetFPGA_SUME.  Additionally, the SI5324
is connected to port 7 of the I2C mux on VC709 compared to being
connected to port 4 on the NetFPGA.

Other than that the LEDs and buttons are different.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant