Code

Add Xilinx VC709 example#62

Code

Open

wingel wants to merge 2 commits intoalexforencich:masteralexforencich/verilog-ethernet:masterfrom wingel:masterwingel/verilog-ethernet:masterCopy head branch name to clipboard

+3,465

Commits

Commits on Jan 4, 2021

• Create examples/VC709 based on NetFPGA_SUME

  wingel

  committed
  c148b1b

• Make examples/VC709 work

  Show description for 8f038fc
  wingel

  committed
  8f038fc