Skip to content

Actions: alexforencich/verilog-pcie

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
6 workflow runs
6 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Added VMK180 example design Regression Tests #161: Pull request #60 synchronize by corco
February 7, 2025 03:38 Action required corco:add_example_vmk180
corco:add_example_vmk180
February 7, 2025 03:38 Action required
Added VMK180 example design Regression Tests #160: Pull request #60 opened by corco
February 7, 2025 03:35 Action required corco:add_example_vmk180
corco:add_example_vmk180
February 7, 2025 03:35 Action required
Add example design for Alveo U55C Regression Tests #159: Commit 25156a9 pushed by alexforencich
April 26, 2024 17:15 35m 10s master
master
April 26, 2024 17:15 35m 10s
Add example design for Alveo U55N/C1100 Regression Tests #158: Commit 195be74 pushed by alexforencich
April 26, 2024 05:53 35m 4s master
master
April 26, 2024 05:53 35m 4s
Register cfg_mgmt signals from US PCIe HIP Regression Tests #157: Commit beb6bb0 pushed by alexforencich
February 14, 2024 01:09 36m 23s master
master
February 14, 2024 01:09 36m 23s
Generate tx_limit statistics output when hitting the CPLH/CPLD buffer… Regression Tests #156: Commit b856007 pushed by alexforencich
January 14, 2024 21:29 34m 54s master
master
January 14, 2024 21:29 34m 54s