Replies: 1 comment
-
|
是的，這要改一下，不然READ Cycle會讀不到 |
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
https://github.com/bol-edu/fsic_fpga/blob/main/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v
不管user_prj_sel是多少，都會選到user project 0的axil bus，因此導致只有user project 0可以正常運作。
其中還有幾行程式碼完全重複
可能是複製貼上時忘記修改
Beta Was this translation helpful? Give feedback.
All reactions