Skip to content
This repository has been archived by the owner on Jan 31, 2022. It is now read-only.

GE1/1 Clock Phase #27

Open
andrewpeck opened this issue Jun 26, 2020 · 0 comments
Open

GE1/1 Clock Phase #27

andrewpeck opened this issue Jun 26, 2020 · 0 comments

Comments

@andrewpeck
Copy link
Contributor

Right now GE1/1 uses a 320MHz clock that gets divided down to 40MHz... this will introduce some variable latency into the trigger path. Either a 40MHz clock should be used instead (which requires switching to the phase-shiftable clock output, which was seen to have worse jitter performance) or some mechanism to align the clocks in firmware.

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant