Perhaps automatically debounce on flows through resistors to a capacitor #14
Labels
LogicSynth
These issues relate to HDL logic synthesis
todo
These provide a laundry list of things that need to be done
If a signal flows through a resistor to a capacitor on the other side, consider generating some kind of delay/debounce automagically.
The text was updated successfully, but these errors were encountered: