-
Notifications
You must be signed in to change notification settings - Fork 128
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
AMD Ryzen 5 7600 #512
Comments
Hi Can you provide screenshots of the Sensors view (Vcore, Power, Temperature) when system is idle; single core stressed; all cores stressed ? I would like also to check the Memory Controller and other results:
Also various Caches and CPPC
|
Also some new feature bits are pending in the |
By the way |
+1 |
Thank you very much Sorry for the command line mistake to read the CPPC which uses a lower
You may also have noticed the wrong DIMM size decoded
Size has to be I need to dump your 7600 Memory Controller Registers to understand things about DDR5 based on AMD Family 1A specification 57238_C1_pub_4.pdf chapter 9.3 UMC Registers I made zencli to read such registers. Can you please compile and dump those addresses ? ## Compilation
cc zencli.c -o zencli
## Read as root
## (up to 4 theorical channels)
### DRAM Address Configuration
./zencli smu 0x50040
./zencli smu 0x50044
./zencli smu 0x50048
./zencli smu 0x5004c
### DIMM Configuration
./zencli smu 0x50090
./zencli smu 0x50094
### UMC Configuration
./zencli smu 0x50100
### SDP Control
./zencli smu 0x50104
### DRAM ECC Control
./zencli smu 0x5014c |
Yeah, the RAM is meant to be 32GB. I'll have a crack at compiling |
Thank you. |
Could you please print the CPUID using Because I want to decode the |
|
Thank you. |
|
@chendo
Thank you |
Since first Zen families (Ryzen, TR, EPYC) with less than 256 CPUs, I could simply compute In wiki, especially among EPYC, I don't have samples with more than 256 CPUs to evaluate the APIC ID, but if it relies in a range mask of CCX should be derived from something. So far code is employing the Core ID but CCD would be more appropriated to derive cases of 4 or 8 cluster size. I don't see how I can introduce code changes without those EPYC for non regression or improvement tests ? |
@amfern @tofurky @chendo |
|
@tofurky Thank you |
In some brief testing when loading specific cores, it seemed correct. |
Thank you for your answer |
Thank you for this project.
I've supplied the
corefreq-cli -s
for a Ryzen 5 7600G. Let me know if you'd like any other output.The text was updated successfully, but these errors were encountered: