We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
from: llvm/llvm-project@ca1154d to: llvm/llvm-project@d8295e2 commit: 9896273
from ca1154d1d41c75db6594428a8cdf263cf7041896 to d8295e2eeceef37bfd9e0f84918735eff6cfc659
d8295e2eeceef37bfd9e0f84918735eff6cfc659 [SPIRV][HLSL] Handle arrays of resources (#111564) bc79ec0c5bc3fce31448419846c343017ae1c5ad [clang][ASTMatcher] Handle variable templates in isInstantiated and isInTemplateInstantiation matchers (#110666) dc1ff883caf687f00bd916ea997321ac411c73fd [libc][i386] define MINSIGSTKSZ & SIGSTKSZ (#114249) b3bb6f18bb5b2b8756b585b80d46d13ab3636a18 [GlobalISel] Import samesign flag (#114267) 408c84f35b8b0338b630a6ee313c14238e62b5e6 [RISCV] Add hasPostISelHook to sf.vfnrclip pseudo instructions. (#114274) 47d9db762484afadeca1acb60534b6b88784464a [AArch64] Add asssembly/disassembly for FMOP4{A,S} (widening, 2-way, FP16 to FP32) instructions (#113346) 90786adade22784a52856a0e8b545ec6710b47f6 [Clang][Sema] Always use latest redeclaration of primary template (#114258) 71b6f6b8a1cd9a63b9d382fe15f40bbb427939b9 [RISCV] Add missing hasPostISelHook = 1 to vector pseudos that might read FRM. (#114186) c3724ba8667c695f29d5af93f2b0d1b23c1b41e7 [RISCV] Add OperandType for vector rounding mode operands. (#114179) 5bd1af5abcb7b9f92741dd7209e84b5607f7e88a [LV] Directly store VPlan in InnerLoopVectorizer (NFC). 2bc5302706e710d125752c215392043fd5bf80fa Revert "[lldb] Use Py_InitializeFromConfig with Python >= 3.8 (NFC)" (#114290) a518ed2d815c16010a6262edd0414a5f60a63a39 Respect the [[clang::unsafe_buffer_usage]] attribute for field and constructor initializers (#91991)
isInstantiated
isInTemplateInstantiation
Compilation time result (by files): Top 5 improvements: faiss/IndexIVFSpectralHash.cpp.ll 1763210953 -> 1753589012 -0.55% lightgbm/metadata.cpp.ll 4837568941 -> 4822862881 -0.30% faiss/LocalSearchQuantizer.cpp.ll 1830845552 -> 1825956666 -0.27% grpc/json_object_loader.cc.ll 1523769138 -> 1519714289 -0.27% boost/iconv_codecvt.ll 231256673 -> 230643201 -0.27% Top 5 regressions: faiss/IndexIVF.cpp.ll 2370606478 -> 2412463853 +1.77% meshlab/filter_icp.cpp.ll 29428102437 -> 29621488138 +0.66% gromacs/constr.cpp.ll 2010504725 -> 2020846978 +0.51% faiss/IndexIVFFastScan.cpp.ll 7323673289 -> 7358889984 +0.48% faiss/IndexIVFAdditiveQuantizerFastScan.cpp.ll 791662214 -> 795047241 +0.43% Overall: -0.04471802%
Compilation time result (by projects): Top 5 improvements: quest 4542034989 -> 4536218023 -0.13% tinyobjloader 5421336687 -> 5415632419 -0.11% Top 5 regressions: Overall: -0.03792252%
Improvements: Regressions: simplifycfg.NumSimpl 42476267 -> 42476266 -0.00%
The text was updated successfully, but these errors were encountered:
No branches or pull requests
from: llvm/llvm-project@ca1154d
to: llvm/llvm-project@d8295e2
commit: 9896273
Change Logs
from ca1154d1d41c75db6594428a8cdf263cf7041896 to d8295e2eeceef37bfd9e0f84918735eff6cfc659
d8295e2eeceef37bfd9e0f84918735eff6cfc659 [SPIRV][HLSL] Handle arrays of resources (#111564)
bc79ec0c5bc3fce31448419846c343017ae1c5ad [clang][ASTMatcher] Handle variable templates in
isInstantiated
andisInTemplateInstantiation
matchers (#110666)dc1ff883caf687f00bd916ea997321ac411c73fd [libc][i386] define MINSIGSTKSZ & SIGSTKSZ (#114249)
b3bb6f18bb5b2b8756b585b80d46d13ab3636a18 [GlobalISel] Import samesign flag (#114267)
408c84f35b8b0338b630a6ee313c14238e62b5e6 [RISCV] Add hasPostISelHook to sf.vfnrclip pseudo instructions. (#114274)
47d9db762484afadeca1acb60534b6b88784464a [AArch64] Add asssembly/disassembly for FMOP4{A,S} (widening, 2-way, FP16 to FP32) instructions (#113346)
90786adade22784a52856a0e8b545ec6710b47f6 [Clang][Sema] Always use latest redeclaration of primary template (#114258)
71b6f6b8a1cd9a63b9d382fe15f40bbb427939b9 [RISCV] Add missing hasPostISelHook = 1 to vector pseudos that might read FRM. (#114186)
c3724ba8667c695f29d5af93f2b0d1b23c1b41e7 [RISCV] Add OperandType for vector rounding mode operands. (#114179)
5bd1af5abcb7b9f92741dd7209e84b5607f7e88a [LV] Directly store VPlan in InnerLoopVectorizer (NFC).
2bc5302706e710d125752c215392043fd5bf80fa Revert "[lldb] Use Py_InitializeFromConfig with Python >= 3.8 (NFC)" (#114290)
a518ed2d815c16010a6262edd0414a5f60a63a39 Respect the [[clang::unsafe_buffer_usage]] attribute for field and constructor initializers (#91991)
The text was updated successfully, but these errors were encountered: