-
Notifications
You must be signed in to change notification settings - Fork 0
/
arcem9d_wei_r16.tcf
3987 lines (3237 loc) · 157 KB
/
arcem9d_wei_r16.tcf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
<?xml version="1.0" encoding="UTF-8"?>
<config_list>
<tool_config version="1.0.74" mwdt_version="O-2018.09" />
<configuration name="BCRs" filename="bcr_contents.txt">
<string><![CDATA[
0x4 0x44 IDENTITY
0x18 0x80000000 AUX_DCCM
0x60 0x2 BCR_VER
0x68 0x10 VECBASE_AC_BUILD
0x6e 0x102 RF_BUILD
0x74 0x10b04 DCCM_BUILD
0x75 0x110704 TIMER_BUILD
0x76 0x5 AP_BUILD
0x78 0xb804 ICCM_BUILD
0x79 0x3220 XY_BUILD
0x7a 0x3521 DSP_BUILD
0x7b 0x22206 MULTIPLY_BUILD
0x7c 0x3 SWAP_BUILD
0x7d 0x3 NORM_BUILD
0x7e 0x2 MINMAX_BUILD
0x7f 0x303 BARREL_BUILD
0xc1 0x12447402 ISA_CONFIG
0xc3 0xf0000012 DMP_PP_BUILD
0xc5 0x2 STACK_REGION_BUILD
0xc7 0x40000004 ERP_BUILD
0xc8 0x4f03 FPU_BUILD
0xc9 0x1 CPROT_BUILD
0xcc 0x1988c02 AGU_BUILD
0xcd 0x160f02 DMAC_BUILD
0xf0 0x101083 SUBSYS_BUILD
0xf1 0x101 CORE_CONFIG
0xf3 0x116b9e01 IRQ_BUILD
0xf7 0x102 PDM_DVFS_BUILD
0xfe 0x302 IFQUEUE_BUILD
0xff 0x8003 SMART_BUILD
0x208 0x1000000 AUX_ICCM
0x5f8 0x90000000 XCCM_BASE
0x5f9 0xa0000000 YCCM_BASE
0xa00 0x0 SUBSYS_DSP_0_BUILD
0xa04 0x17100030 SUBSYS_IO_0_BUILD
0xa05 0x0 SUBSYS_IO_1_BUILD
0xa06 0x100 SUBSYS_IO_2_BUILD
0xa1e 0x100000 SUBSYS_UAUX_OFFSET
0xa1f 0x80000000 SUBSYS_APEX_OFFSET
]]></string>
</configuration>
<configuration name="build_version_info" filename="build_version_info.txt">
<string><![CDATA[
Version Information:
ARChitect O-2018.09
IP Libraries:
ARCv2EM v5.0.37
ARC Data Fusion IP Subsystem DSP v1.1.8
ARC Data Fusion IP Subsystem INFRA v1.1.8
ARC Data Fusion IP Subsystem IO v1.1.8
ARC Data Fusion IP Subsystem SPEECH v1.1.8
ARC Debug v2.1.9
ARC RTT v2.0.37
ARC xCAM v4.3.8
ARConnect v2.1.26
ARCv2_FPGA_RDF v1.4.7
ARCv2EM_CCT v5.0.37
ARCv2MSS v2.2.10
Implementation v5.0.37
Synopsys Based Reference Design Flow v9.0.28
Synopsys Clock Gate Replacement Flow v3.0.7
Synopsys Embed-it Integrator Flow v7.0.20
Synopsys SMS Integrator Flow v2.0.11
Tool Configuration v1.0.74
]]></string>
</configuration>
<configuration name="mw_compiler" filename="ccac.arg">
<string><![CDATA[
-arcv2em
-core4
-HL
-Xunaligned
-Xcode_density
-Xdiv_rem=radix2
-Xswap
-Xbitscan
-Xmpy_option=mpyd
-Xshift_assist
-Xbarrel_shifter
-Xdsp2
-Xdsp_complex
-Xdsp_divsqrt=radix2
-Xdsp_itu
-Xdsp_accshift=full
-Xagu_large
-Xxy
-Xxy_config=dccm_x_y
-Xfpus_div
-Xfpu_mac
-Xfpus_mpy_slow
-Xfpus_div_slow
-Xfpu_pipe_impl
-Xtimer0
-Xtimer1
-Xrtc
-Xstack_check
-Hccm
-Xdmac
]]></string>
</configuration>
<configuration name="mw_debugger" filename="mdb.arg">
<string><![CDATA[
-arcv2em
-core4
-rgf_num_banks=1
-rgf_num_wr_ports=2
-Xunaligned
-Xcode_density
-Xdiv_rem=radix2
-turbo_boost
-Xswap
-Xbitscan
-Xmpy_option=mpyd
-Xshift_assist
-Xbarrel_shifter
-Xdsp2
-Xdsp_complex
-Xdsp_divsqrt=radix2
-Xdsp_itu
-Xdsp_accshift=full
-Xagu_large
-Xagu_wb_depth=4
-Xagu_accord
-Xxy
-Xxy_config=dccm_x_y
-Xxy_size=32K
-Xxy_x_base=0x90000000
-Xxy_y_base=0xa0000000
-Xfpus_div
-Xfpu_mac
-Xfpus_mpy_slow
-Xfpus_div_slow
-Xfpu_pipe_impl
-Xtimer0
-Xtimer0_level=1
-Xtimer1
-Xtimer1_level=1
-Xrtc
-action_points=2
-ap_feature=1
-Xstack_check
-code_protection
-smart_stack_entries=32
-ifq_entries=8
-interrupts=158
-interrupt_priorities=2
-ext_interrupts=107
-firq
-interrupt_base=0x0
-dccm_size=0x80000
-dccm_base=0x80000000
-dccm_interleave
-iccm0_size=0x10000
-iccm1_size=0x80000
-iccm0_base=0x00000000
-iccm1_base=0x10000000
-error_prot_ver=4
-watchdog
-watchdog_size=32
-dmac
-dmac_channels=16
-dmac_registers=0
-dmac_fifo_depth=4
-dmac_int_config=multiple_internal
-power_domains
]]></string>
</configuration>
<configuration name="nSIM" filename="nsim.props">
<string><![CDATA[
nsim_isa_family=av2em
nsim_isa_core=4
arcver=0x44
nsim_isa_rgf_num_banks=1
nsim_isa_rgf_num_regs=32
nsim_isa_rgf_num_wr_ports=2
nsim_isa_big_endian=0
nsim_isa_lpc_size=32
nsim_isa_pc_size=32
nsim_isa_addr_size=32
nsim_isa_unaligned_option=1
nsim_isa_code_density_option=2
nsim_isa_div_rem_option=1
nsim_isa_turbo_boost=1
nsim_isa_swap_option=1
nsim_isa_bitscan_option=1
nsim_isa_mpy_option=8
nsim_isa_shift_option=3
nsim_isa_dsp_option=2
nsim_isa_dsp_complex_option=1
nsim_isa_dsp_divsqrt_option=1
nsim_isa_dsp_itu_option=1
nsim_isa_dsp_accshift_option=2
nsim_isa_agu_size=large
nsim_isa_agu_wb_depth=4
nsim_isa_agu_accord=1
nsim_isa_xy=1
nsim_isa_xy_config=dccm_x_y
nsim_isa_xy_size=32K
nsim_isa_xy_x_base=0x90000000
nsim_isa_xy_y_base=0xa0000000
nsim_isa_fpus_div_option=1
nsim_isa_fpu_mac_option=1
nsim_isa_fpu_fast_mpy_option=0
nsim_isa_fpu_fast_div_option=0
nsim_isa_fpu_pipe_impl=1
nsim_isa_enable_timer_0=1
nsim_isa_timer_0_int_level=1
nsim_isa_enable_timer_1=1
nsim_isa_timer_1_int_level=1
nsim_isa_rtc_option=1
nsim_isa_num_actionpoints=2
nsim_isa_aps_feature=1
nsim_isa_stack_checking=1
nsim_isa_code_protect_mask=0x0
nsim_isa_smart_stack_entries=32
nsim_isa_ifq_size=8
nsim_isa_number_of_interrupts=158
nsim_isa_number_of_levels=2
nsim_isa_number_of_external_interrupts=107
nsim_isa_fast_irq=1
nsim_isa_intvbase_preset=0x0
dccm_size=0x80000
dccm_base=0x80000000
nsim_isa_dccm_interleave=1
iccm0_size=0x10000
iccm1_size=0x80000
iccm0_base=0x00000000
iccm1_base=0x10000000
nsim_isa_error_prot=4
nsim_isa_watchdog=1
nsim_isa_watchdog_size=32
nsim_isa_dmac_option=1
nsim_isa_dmac_channels=16
nsim_isa_dmac_registers=0
nsim_isa_dmac_fifo_depth=4
nsim_isa_dmac_int_config=multiple_internal
nsim_isa_pdm_option=1
]]></string>
</configuration>
<configuration name="IDE" filename="ide.props">
<string><![CDATA[
processor.family=4
processor.core_version=4
processor.family_name=arcv2em
processor.rgf_num_banks=1
processor.rgf_num_wr_ports=2
processor.endian=little
processor.lpc_size=32
processor.pc_size=32
processor.addr_size=32
processor.Xunaligned=1
processor.Xcode_density=1
processor.Xdiv_rem=radix2
processor.turbo_boost=1
processor.Xswap=1
processor.Xbitscan=1
processor.Xmpy_option=mpyd
processor.Xshift_assist=1
processor.Xbarrel_shifter=1
processor.Xdsp2=1
processor.Xdsp_complex=1
processor.Xdsp_divsqrt=radix2
processor.Xdsp_itu=1
processor.Xdsp_accshift=full
processor.Xagu_large=1
processor.Xagu_wb_depth=4
processor.Xagu_accord=1
processor.Xxy=1
processor.Xxy_config=dccm_x_y
processor.Xxy_size=32K
processor.Xxy_x_base=0x90000000
processor.Xxy_y_base=0xa0000000
processor.Xfpus_div=1
processor.Xfpu_mac=1
processor.Xfpus_mpy_slow=1
processor.Xfpus_div_slow=1
processor.Xfpu_pipe_impl=1
processor.Xtimer0=1
processor.Xtimer0_level=1
processor.Xtimer1=1
processor.Xtimer1_level=1
processor.Xrtc=1
processor.action_points=2
processor.ap_feature=1
processor.Xstack_check=1
processor.code_protection=1
processor.smart_stack_entries=32
processor.ifq_entries=8
processor.interrupts=158
processor.interrupt_priorities=2
processor.ext_interrupts=107
processor.firq=1
processor.interrupt_base=0x0
processor.dccm_size=0x80000
processor.dccm_base=0x80000000
processor.dccm_interleave=1
processor.Hccm=1
processor.iccm0_size=0x10000
processor.iccm1_size=0x80000
processor.iccm0_base=0x00000000
processor.iccm1_base=0x10000000
processor.error_prot_ver=4
processor.watchdog=1
processor.watchdog_size=32
processor.dmac=1
processor.dmac_channels=16
processor.dmac_registers=0
processor.dmac_fifo_depth=4
processor.dmac_int_config=multiple_internal
processor.power_domains=1
processor.tcf_include1=apexextensions.h
processor.tcf_include2=alb_mss_clkctrl_regmap.h
processor.tcf_include3=alb_mss_fab_system_memmap.h
processor.tcf_include4=core_config.h
]]></string>
</configuration>
<configuration name="architect" filename="build_configuration.txt">
<string><![CDATA[
######## EM9D_0722_XYsingle --- com.arc.templates.project.Empty.1_0 ########
# BuildHTMLDocs --- Creates custom HTML documentation in the 'docs' directory.
-build_html_docs true
# BuildSoftware --- Creates software under the Software directory.
-build_software true
# BuildTestCode --- Creates test source code under the 'tests' directory.
-build_test_code true
# BuildScripts --- Creates synthesis scripts and configuration files, which are required for hierarchy generation.
-build_scripts true
# BuildHDL --- Creates the behavioural and synthesisable HDL source code.
-build_hdl true
# CompileTestCode --- Compiles and assembles the test code.
-compile_test_code true
# GenerateStructuralHDL --- Generate the necessary structural HDL
-generate_structural_hdl true
# CompileForHDLSimulation --- Compile the HDL ready for simulation, using the selected Simulator.
-compile_hdl_for_simulation true
# BuildXCAM ---
# When true, build the XCAM cycle accurate model from HDL.
# This happens only when the VTOC component (in the XCAM library) has been added to the design.
#
-build_xcam true
# RunARCsyn --- Synthesize design using ARCsyn
-run_arcsyn false
# RunSEIF --- Run Synopsys Embedit Integrator Flow to generate configured memory instances
-run_seif false
# RunARCrams --- Run ARCrams on the current build, this will stitch in vendor supplied RAM models and update the synthesis and simulation environment to use the models.
-run_arcrams false
# RunARCformal --- Formal Verification using ARCformal
-run_arcformal false
# RunARCpower --- Run the Power Analysis using RTL simulation to derive the activity
-run_arcpower false
# compile_nsim_user_extensions --- Build nSIM extensions for any APEX components in the current design using their C Models.
-compile_nsim_user_extension false
# compile_translated_nsim_extensions --- Converts APEX extensions from Verilog to C++ and compiles the model for nSIM.
-compile_translated_nsim_extensions false
######## System --- com.arc.hardware.System.1_0 ########
# Create System
-create com.arc.hardware.System.1_0 System
# Testbench ---
# Only the rascal testbench is supported, and is required by ARCtest.
#
-testbench rascal
# SynthesisLevel ---
# Sets the top level module name for synthesis.
#
# If not using core_sys: for single-core designs, cpu_isle is used; for multicore designs, archipelago is used.
#
-synthesislevel cpu_isle/archipelago
# GateLevelSim --- When selected the gate level sim test code and scripts would be installed to run ARCgatesim
-gatesim true
# UserLibraryName --- The name for your HDL library
-library_name user
# OPTION_SimulatorName --- The name of the simulator you wish to use
-simulator vcs
# sim64 --- When selected, the 64-bit version of the simulator is used. Be sure you have the 64-bit-capable simulator installed and $ARCHITECT_ROOT/lib/linux_x86_64/ added to your LD_LIBRARY_PATH.
# The setting of this option affects the content of the generated makefile_interface_*_verilog, where * is the simulator name.
-sim64 true
# verilog_2001 --- Enable Verilog 2001 file-io syntax (if false: use pli)
-verilog_2001 true
# export_srams_to --- Where to place srams, if not cpu_top
-export_srams_to none
# copy_prefix ---
# A Copy Prefix P causes creation of a separate copy of the entire Verilog build where each Verilog filename, module, and `define is prefixed with P and copied to a separate directory named P.
#
-copy_prefix ""
######## Tool Configuration --- cgen.1_0 ########
# Create Tool Configuration
-create cgen.1_0 "System.Tool Configuration"
# mwdt_version --- Selects the MetaWare version to be used with the TCF file.
# Change from the default to an older or newer toolset version if you want the TCF file to be used with an older or newer version of the MetaWare tools.
-mwdt_version O-2018.09
# code_base_addr ---
# The base address to assign to the executable code segment in the linker command file when there is no ICCM in the build. This value is ignored when there is an ICCM.
#
-code_base_addr 0x0
# data_base_addr ---
# The base address to assign to the data segment in the linker command file when the data is not being mapped to a DCCM. This value is ignored when the data segment is mapped to a DCCM, as in that case the base address of the DCCM memory is used.
#
# A value of 0xffffffff means that the data segment will not be mapped to any specific address.
#
-data_base_addr 0xffff_ffff
# underscores_in_numbers --- Use underscores in hex numbers to improve readability.
-underscores_in_numbers false
# tcf_rebrand --- Alternate branding of TCF (not used)
-rebrand false
######## CPUisle --- com.arc.hardware.CPU_isle.1_0 ########
# Create CPUisle
-create com.arc.hardware.CPU_isle.1_0 System.CPUisle
# unique_name --- verilog module modifier prefix
-unique_name ""
# ArcNum --- The processor number as read back in the ARCNUM field of the IDENTITY register.
-arc_num 0
# instances ---
# The number of instantiations of this core.
#
-instances 1
# CPUFloorplan --- Floorplan giving relative placement of the RAMs for the given configuration of ARCv2HS or ARCv2EM in this CPUisle
-cpu_floorplan none
# userCPUFloorplanPath --- Pathname of user floorplan for the CPU when using a hierarchical implementation
-usercpufloorplan_path ""
# pinLocationConstraintsFile --- Pathname+filename of the physical pin location constraints file or just "side1" (all pins on l.h.s) or "side2" (pins on top only) or "side3" (pins on r.h.s. only) or "side4" (pins on bottom only) to get a template file generated
-pin_location_constraints_file ""
######## ARCv2EM --- com.arc.hardware.ARCv2EM.1_0 ########
# Create ARCv2EM
-create com.arc.hardware.ARCv2EM.1_0 System.CPUisle.ARCv2EM
# arcv2em --- Description to follow
-arcv2em true
# def_div2ref --- This specifies the clock division factor at reset. It is used for mss clock controller to generate core clock, and the value N means core is running at (1/N) x ref_clk.
-def_div2ref 1
# addr_size --- This defines the address bus width (in bits).
-addr_size 32
# pc_size --- This defines the program counter (in bits).
-pc_size 32
# lpc_size --- This defines the size of the loop counter (in bits).
-lpc_size 32
# halt_on_reset --- This defines whether the core is halted initially on reset.
-halt_on_reset false
# byte_order --- This defines the endianness of the core.
-byte_order little
# code_density_option --- This reduces the size of program memory by adding instructions that condense commonly used instruction patterns with some marginal increase in processor gate count. The added instructions are ENTER_S, LEAVE_S, JLI_S, BI, BIH.
-code_density_option true
# bitscan_option --- This adds instructions for efficient search of bits within a 32 bit word, including normalize (NORM, NORMH, NORMW) and find first or last set bit (FFS, FLS) instructions.
-bitscan_option true
# shift_option --- The Shift ISA option adds variable and multi-length shift rotation instructions: (0) No shift/rotation instructions (1) ASR16, ASR8, LSR8, LSL8, ROL8, ROR8 (2) ASRM, ASLM, LSRM, RORM (3) ASR16, ASR8, LSR8, LSL8, ROL8, ROR8, ASRM, ASLM, LSRM, RORM
-shift_option 3
# swap_option --- This adds two instructions used to swap half-words or bytes in a 32b word. Useful for converting between little to big endianess and vice-versa.
-swap_option true
# div_rem_option --- The DIV/REM option adds non-blocking multi-cycle implementation of integer divide/remainder functions. Added instructions are DIV, DIVU (integer divide), REM and REMU (integer divide remainder).radix2 takes 33 cycles. radix4_enhanced takes 3 to 19 cycles per operation.
-div_rem_option none
# mpy_option --- The Multiplier ISA option allows selection between several multiplier configurations to tradeoff performance with silicon area.
# For select multiply options, when the DIV/REM option is also selected, some datapath resources will be shared between the multiply and divide pipeline to minimize total area.
#
# Cycle count (16-bit, lower 32-bit or upper 32-bit) for the different configurations is as follows:
# <pre>
#
# option 16/L32/U32 Instructions
# ------ ---------- ---------------------
#
# none -/-/- None
# wlh1 1/1/1 MPYW/U, MPY/U, MPYH/U
# wlh2 2/2/2 MPYW/U, MPY/U, MPYH/U
# wlh3 2/3/3 MPYW/U, MPY/U, MPYH/U
# wlh4 2/4/5 MPYW/U, MPY/U, MPYH/U
# wlh5 5/9/9 MPYW/U, MPY/U, MPYH/U
# </pre>
#
-mpy_option none
# code_protection --- The ARC EM architecture divides the memory into 16 regions, which can be protected individually. This feature adds a 16-bit input to the processor core, one bit per region. When the protect bit is set, the processor disables any load or store to the corresponding region. An attempt to access a protected region raises an EV_ProtV exception.
-code_protection true
# stack_checking --- Stack checking is a mechanism for checking stack accesses and raising an exception when a stack overflow or underflow is detected.
-stack_checking true
# unaligned_option --- This enables unaligned loads and stores.
-unaligned_option true
# intvbase_preset --- This sets the interrupt vector base configuration register, VECBASE_AC_BUILD. The vector base address is aligned to a 1KB boundary, so the required address value should be divided by 1K (i.e. do not include the lower 10 bits). On reset, this register is loaded into the interrupt vector base address register, INT_VECTOR_BASE.
-intvbase_preset 0x0
# intvbase_preset_s --- This sets the secure interrupt vector base configuration register, VECBASE_AC_BUILD. The vector base address is aligned to a 1KB boundary, so the required address value should be divided by 1K (i.e. do not include the lower 10 bits). On reset, this register is loaded into the interrupt vector base address register, INT_VECTOR_BASE_S.This is effective only when 2+2 mode is enabled.
-intvbase_preset_s 0x0
# intvbase_ext --- Set this option to drive the upper 22 bits of the interrupt base vector externally, into signal intvbase_in.
-intvbase_ext false
# nmi_option --- add Non-maskable external exception support
-nmi_option false
# rgf_impl --- This defines whether the register file is implemented using flip-flops, or with a hard macro.
-rgf_impl flip_flops
# rgf_num_regs --- This defines the size (in 32b register) of the processor register file.
-rgf_num_regs 32
# rgf_wr_ports --- This defines the number of write ports on the register file.
-rgf_wr_ports 2
# rgf_num_banks --- Dual register banks are useful if Fast IRQ has been configured, but may be selected even if not.
-rgf_num_banks 1
# rgf_banked_regs --- This selects the number of registers that are replicated in the second register-file bank.
-rgf_banked_regs 32
# turbo_boost --- This enables the Turbo Boost synthesis option. By enabling this option, the achievable clock frequency is increased, but at the cost of an additional cycle latency on branch instructions.
-turbo_boost true
# infer_alu_adder --- infer: datapath is described as behavioral code: A + B
# instantiate: datapath is instantiated as a detailed multi-stage code of a carry-lookahead adder. It is generally preferable to use the infer option and add directives for your target synthesizer.
-infer_alu_adder infer
# infer_mpy_wtree --- infer: datapath is described as behavioral code: A * B (applies to only wlh3, wlh4 and wlh5 designs)
# instantiate: datapath is instantiated as a detailed multi-stage code of a Wallace Tree multiplier It is generally preferable to use the infer option and add directives for your target synthesizer.
-infer_mpy_wtree instantiate
# scantest_ram_bypass_mux --- This mux is used to make logic trapped between flops and memory (aka shadow logic) to be covered by scantest without requiring advanced sequential ATPG on the memory to be applied. Will add delay to functional access time
-scantest_ram_bypass_mux false
# logic_bist --- This option will OR LBIST_EN with test_mode
-logic_bist false
# power_domains --- Adds three separate power domains to the core, and propagates power-gate control signals to the top level of the core. Also generates UPF constraints and commands in the low-power scripts
-power_domains true
# dvfs --- Adds logic to the core to allow dynamic controlling of voltage and frequency and propagates the associated control signals to the top level of core
-dvfs false
# mem_bus_option --- The core supports two bus protocols for accessing external memory: AHB & AHB-Lite. AHB-Lite-single means instruction fetch and data access share a single AHB-Lite port. AHB-Lite-dual means separate AHB-Lite port for each initiator if present.
-mem_bus_option AHB
# mem_bus_reg_interface --- Specifies whether the memory bus interface is registered.
-mem_bus_reg_interface true
# dmi_burst_option --- This will enable high-throughput burst support on the DMI slave interfaces. By enabling this option, the peak DMI read throughput goes from 1 word per 3 cycles to N words per N+2 cycles, in which N is the AHB burst lengthDMI write throughput goes from 1 word per 3 cycles to 1 word per cycle.
-dmi_burst_option false
# has_dmp_peripheral --- This option enables the redirection of load/store accesses to one segment (1/16) of the addressable space to a dedicated peripheral bus. This offers high system integration and reduces overall system cost.
-has_dmp_peripheral true
# per0_base --- This option specifies the memory region assignment for this peripheral aperture
-per0_base 15
# per0_limit --- This option specifies the end of this peripheral aperture
-per0_limit 0
# per_bus_option --- The core supports one bus protocol for accessing the peripheral space, when enabled: AHB-Lite.
-per_bus_option APB
# per_bus_reg_interface --- Specifies whether the peripheral bus interface is registered.
-per_bus_reg_interface false
# clock_gating --- This enables the insertion of architectural clock gate elements in the design. By enabling this option, the clocks to various parts of the design will be disabled when the logic they drive is not in use to save power.
-clock_gating true
# back_compat --- This enables the addition of rst_a input in the clkgate module to support backward compatibility with the older EM and Subsystem releases.
-back_compat false
# byte_parity --- If parity protection on the CCMs or Cache is configured, this option enables parity protection on a per-byte basis. Otherwise, parity is per word basis
-byte_parity false
# prot_pipelined --- Check the box if CCM memories are configured for ECC, and you want single-bit errors to be corrected, written back to memory, and re-fetched. When unchecked, single bit errors are corrected when read from memory, but the offending memory location itself is not corrected with a writeback, no influence on Cache protection
-prot_pipelined true
# cct_test_ena --- When ECC is configured, this option enables single bit error injection in CCT RAM models to demonstrate ECC protection on the RAMs. When enabled, the RAM models can only be used in HDL CCT simulation (no xCAM support) and are not intended for use in SoC level integration.
-cct_test_ena false
# err_prot_ehce --- Enabled enhanced ECC architecture for CCM. Instruction fetch with single bit error is not replayed; ecc cac modules are shared to reduce area and timing opt.
-err_prot_ehce false
######## io_i2c_mst0 --- com.arc.hardware.dfss.io_i2c_mst0.1_0 ########
# Create io_i2c_mst0
-create com.arc.hardware.dfss.io_i2c_mst0.1_0 System.CPUisle.ARCv2EM.io_i2c_mst0
# io_i2c_mst0 --- Command line option for APEX extension component 'io_i2c_mst0'.
-io_i2c_mst0 true
# io_i2c_mst0_fs --- RX/TX FIFO size
-io_i2c_mst0_fs 16
# io_i2c_mst0_dma_support --- Specifies whether the DMA handshake interface is included
-io_i2c_mst0_dma_support None
# io_i2c_mst0_cdc_included --- Selects whether a clock-domain crossing (CDC) is included between the core clock and the serial clock. If no CDC is present, both clocks must be synchronous. Otherwise the core clock frequency may be higher than, lower than or equal to the serial clock frequency.
-io_i2c_mst0_cdc_included 1
# assign_xpubit ---
#
# The User Mode Extension Enable register (XPU) controls user-mode access to extension instructions and state. Each extension group is assigned a bit within the XPU register, and this bit may be programmed to enable or disable user-mode access to the extensions within that group.
# <p>
# By default an extension is not assigned a bit in this register. This means the extension is always available.
# <p>
# If you wish to assign an XPU bit number, select this option.
#
#
-assign_xpubit false
# xpubit ---
# The XPU bit number for this extension.
#
-xpubit 0
######## io_i2c_mst1 --- com.arc.hardware.dfss.io_i2c_mst1.1_0 ########
# Create io_i2c_mst1
-create com.arc.hardware.dfss.io_i2c_mst1.1_0 System.CPUisle.ARCv2EM.io_i2c_mst1
# io_i2c_mst1 --- Command line option for APEX extension component 'io_i2c_mst1'.
-io_i2c_mst1 true
# io_i2c_mst1_fs --- RX/TX FIFO size
-io_i2c_mst1_fs 16
# io_i2c_mst1_dma_support --- Specifies whether the DMA handshake interface is included
-io_i2c_mst1_dma_support Memory-Based
# io_i2c_mst1_cdc_included --- Selects whether a clock-domain crossing (CDC) is included between the core clock and the serial clock. If no CDC is present, both clocks must be synchronous. Otherwise the core clock frequency may be higher than, lower than or equal to the serial clock frequency.
-io_i2c_mst1_cdc_included 1
# assign_xpubit ---
#
# The User Mode Extension Enable register (XPU) controls user-mode access to extension instructions and state. Each extension group is assigned a bit within the XPU register, and this bit may be programmed to enable or disable user-mode access to the extensions within that group.
# <p>
# By default an extension is not assigned a bit in this register. This means the extension is always available.
# <p>
# If you wish to assign an XPU bit number, select this option.
#
#
-assign_xpubit false
# xpubit ---
# The XPU bit number for this extension.
#
-xpubit 0
######## io_i2c_mst2 --- com.arc.hardware.dfss.io_i2c_mst2.1_0 ########
# Create io_i2c_mst2
-create com.arc.hardware.dfss.io_i2c_mst2.1_0 System.CPUisle.ARCv2EM.io_i2c_mst2
# io_i2c_mst2 --- Command line option for APEX extension component 'io_i2c_mst2'.
-io_i2c_mst2 true
# io_i2c_mst2_fs --- RX/TX FIFO size
-io_i2c_mst2_fs 16
# io_i2c_mst2_dma_support --- Specifies whether the DMA handshake interface is included
-io_i2c_mst2_dma_support None
# io_i2c_mst2_cdc_included --- Selects whether a clock-domain crossing (CDC) is included between the core clock and the serial clock. If no CDC is present, both clocks must be synchronous. Otherwise the core clock frequency may be higher than, lower than or equal to the serial clock frequency.
-io_i2c_mst2_cdc_included 1
# assign_xpubit ---
#
# The User Mode Extension Enable register (XPU) controls user-mode access to extension instructions and state. Each extension group is assigned a bit within the XPU register, and this bit may be programmed to enable or disable user-mode access to the extensions within that group.
# <p>
# By default an extension is not assigned a bit in this register. This means the extension is always available.
# <p>
# If you wish to assign an XPU bit number, select this option.
#
#
-assign_xpubit false
# xpubit ---
# The XPU bit number for this extension.
#
-xpubit 0
######## io_i2c_slv0 --- com.arc.hardware.dfss.io_i2c_slv0.1_0 ########
# Create io_i2c_slv0
-create com.arc.hardware.dfss.io_i2c_slv0.1_0 System.CPUisle.ARCv2EM.io_i2c_slv0
# io_i2c_slv0 --- Command line option for APEX extension component 'io_i2c_slv0'.
-io_i2c_slv0 true
# io_i2c_slv0_fs --- RX/TX FIFO size
-io_i2c_slv0_fs 16
# io_i2c_slv0_dma_support --- Specifies whether the DMA handshake interface is included
-io_i2c_slv0_dma_support Memory-Based
# assign_xpubit ---
#
# The User Mode Extension Enable register (XPU) controls user-mode access to extension instructions and state. Each extension group is assigned a bit within the XPU register, and this bit may be programmed to enable or disable user-mode access to the extensions within that group.
# <p>
# By default an extension is not assigned a bit in this register. This means the extension is always available.
# <p>
# If you wish to assign an XPU bit number, select this option.
#
#
-assign_xpubit false
# xpubit ---
# The XPU bit number for this extension.
#
-xpubit 0
######## io_pdm_rx0 --- com.arc.hardware.dfss.io_pdm_rx0.1_0 ########
# Create io_pdm_rx0
-create com.arc.hardware.dfss.io_pdm_rx0.1_0 System.CPUisle.ARCv2EM.io_pdm_rx0
# io_pdm_rx0 --- Command line option for APEX extension component 'io_pdm_rx0'.
-io_pdm_rx0 true
# io_pdm_rx0_ch --- Number of Stereo Channels
-io_pdm_rx0_ch 1
# io_pdm_rx0_fs --- RX FIFO size
-io_pdm_rx0_fs 8
# io_pdm_rx0_ns --- Maximum number of CIC stages
-io_pdm_rx0_ns 4
# io_pdm_rx0_ds --- Maximum delay in the COMB filter of the CIC filter
-io_pdm_rx0_ds 2
# io_pdm_rx0_dma_support --- Specifies whether the DMA handshake interface is included
-io_pdm_rx0_dma_support Memory-Based
# assign_xpubit ---
#
# The User Mode Extension Enable register (XPU) controls user-mode access to extension instructions and state. Each extension group is assigned a bit within the XPU register, and this bit may be programmed to enable or disable user-mode access to the extensions within that group.
# <p>
# By default an extension is not assigned a bit in this register. This means the extension is always available.
# <p>
# If you wish to assign an XPU bit number, select this option.
#
#
-assign_xpubit false
# xpubit ---
# The XPU bit number for this extension.
#
-xpubit 0
######## io_spi_slv0 --- com.arc.hardware.dfss.io_spi_slv0.1_0 ########
# Create io_spi_slv0
-create com.arc.hardware.dfss.io_spi_slv0.1_0 System.CPUisle.ARCv2EM.io_spi_slv0
# io_spi_slv0 --- Command line option for APEX extension component 'io_spi_slv0'.
-io_spi_slv0 true
# io_spi_slv0_fz --- RX/TX FIFO depth
-io_spi_slv0_fs 32
# io_spi_slv0_max_xfer_size --- This defines the maximum number of bits per word at the serial data port, which determines the FIFO width.
-io_spi_slv0_max_xfer_size 32
# io_spi_slv0_dma_support --- Selects whether support for the ARC EM DMA is included and whether the handshake interface should be connected to a memory-based or to an Aux-based DMA channel.
-io_spi_slv0_dma_support Memory-Based
# assign_xpubit ---
#
# The User Mode Extension Enable register (XPU) controls user-mode access to extension instructions and state. Each extension group is assigned a bit within the XPU register, and this bit may be programmed to enable or disable user-mode access to the extensions within that group.
# <p>
# By default an extension is not assigned a bit in this register. This means the extension is always available.
# <p>
# If you wish to assign an XPU bit number, select this option.
#
#
-assign_xpubit false
# xpubit ---
# The XPU bit number for this extension.
#
-xpubit 0
######## io_uart0 --- com.arc.hardware.dfss.io_uart0.1_0 ########
# Create io_uart0
-create com.arc.hardware.dfss.io_uart0.1_0 System.CPUisle.ARCv2EM.io_uart0
# io_uart0 --- Command line option for EIA extension component 'io_uart0'.
-io_uart0 true
# io_uart0_fifo_mode --- Set the UART FIFO mode
-io_uart0_fifo_mode 16
# io_uart0_dma_support --- Selects whether support for the ARC EM DMA is included and whether the handshake interface should be connected to a memory-based or to an Aux-based DMA channel.
-io_uart0_dma_support Memory-Based
# assign_xpubit ---
#
# The User Mode Extension Enable register (XPU) controls user-mode access to extension instructions and state. Each extension group is assigned a bit within the XPU register, and this bit may be programmed to enable or disable user-mode access to the extensions within that group.
# <p>
# By default an extension is not assigned a bit in this register. This means the extension is always available.
# <p>
# If you wish to assign an XPU bit number, select this option.
#
#
-assign_xpubit false
# xpubit ---
# The XPU bit number for this extension.
#
-xpubit 0
######## io_uart1 --- com.arc.hardware.dfss.io_uart1.1_0 ########
# Create io_uart1
-create com.arc.hardware.dfss.io_uart1.1_0 System.CPUisle.ARCv2EM.io_uart1
# io_uart1 --- Command line option for EIA extension component 'io_uart1'.
-io_uart1 true
# io_uart1_fifo_mode --- Set the UART FIFO mode
-io_uart1_fifo_mode 16
# io_uart1_dma_support --- Selects whether support for the ARC EM DMA is included and whether the handshake interface should be connected to a memory-based or to an Aux-based DMA channel.
-io_uart1_dma_support Memory-Based
# assign_xpubit ---
#
# The User Mode Extension Enable register (XPU) controls user-mode access to extension instructions and state. Each extension group is assigned a bit within the XPU register, and this bit may be programmed to enable or disable user-mode access to the extensions within that group.
# <p>
# By default an extension is not assigned a bit in this register. This means the extension is always available.
# <p>
# If you wish to assign an XPU bit number, select this option.
#
#
-assign_xpubit false
# xpubit ---
# The XPU bit number for this extension.
#
-xpubit 0
######## subsys_bcr --- com.arc.hardware.dfss.subsys_bcr.1_0 ########
# Create subsys_bcr
-create com.arc.hardware.dfss.subsys_bcr.1_0 System.CPUisle.ARCv2EM.subsys_bcr
# assign_xpubit ---
#
# The User Mode Extension Enable register (XPU) controls user-mode access to extension instructions and state. Each extension group is assigned a bit within the XPU register, and this bit may be programmed to enable or disable user-mode access to the extensions within that group.
# <p>
# By default an extension is not assigned a bit in this register. This means the extension is always available.
# <p>
# If you wish to assign an XPU bit number, select this option.
#
#
-assign_xpubit false
# xpubit ---
# The XPU bit number for this extension.
#
-xpubit 0
######## AGU --- com.arc.hardware.AGU.1_0 ########
# Create AGU
-create com.arc.hardware.AGU.1_0 System.CPUisle.ARCv2EM.AGU
# agu_size --- Predefined configurations of modifiers, address
# pointers and offset registers
# <pre>
#
# address address
# pointers offset regs modifiers
# ----------- --------------- ------------
# small: 4 2 4
# medium: 8 4 12
# large: 12 8 24
# </pre>
#
-agu_size large
# agu_accord --- Enable the accordion stage if operating frequency is critical
-agu_accord true
# agu_wb_depth --- Write buffer depth
-agu_wb_depth 4
######## Actionpoints --- com.arc.hardware.Actionpoints.1_0 ########
# Create Actionpoints
-create com.arc.hardware.Actionpoints.1_0 System.CPUisle.ARCv2EM.Actionpoints
# num_actionpoints --- This is the number of trigger events available.
-num_actionpoints 2
# aps_feature --- Selects Actionpoint feature set
-aps_feature full
######## DCCM --- com.arc.hardware.DCCM.1_0 ########
# Create DCCM
-create com.arc.hardware.DCCM.1_0 System.CPUisle.ARCv2EM.DCCM
# dccm_size --- This defines the size of the Data Closely Coupled Memory (DCCM) in bytes
-dccm_size 524288
# dccm_base --- Sets the initial memory region assignment for DCCM
-dccm_base 8
# dccm_interleave --- Split DCCM into even/odd memory banks.
-dccm_interleave true
# dccm_prot --- Specifies the type of protection built for the DCCM.
-dccm_prot None
# dccm_prot_level --- Specifies the level protection.
-dccm_prot_level Data_Only
# dccm_prot_exceptions --- When the core is configured with ECC or Parity, cause exception generation hardware to be created for uncorrectable errors detected on the DCCM
-dccm_prot_exceptions false
# dccm_sec_lvl --- Specifies the level of secure DCCM.
-dccm_sec_lvl Non_Secure
# dccm_dmi --- This enables external access through a DMI (direct memory interface) port.
-dccm_dmi false
######## DMA Controller --- com.arc.hardware.DMA_Controller.1_0 ########
# Create DMA Controller
-create com.arc.hardware.DMA_Controller.1_0 "System.CPUisle.ARCv2EM.DMA Controller"
# dmac_channels --- This options specifies the number of DMA channels implemented in the DMA controller