-
Notifications
You must be signed in to change notification settings - Fork 83
/
Copy pathx-heep-tb-utils.core
102 lines (88 loc) · 2.4 KB
/
x-heep-tb-utils.core
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
CAPI=2:
# Copyright 2022 OpenHW Group
# Solderpad Hardware License, Version 2.1, see LICENSE.md for details.
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
name: x-heep::tb-utils
description: x-heep testbench files.
filesets:
files_examples:
depend:
- example:ip:slow_memory
- example:ip:gpio_cnt
- example:ip:pdm2pcm_dummy
- example:ip:ams
- example:ip:iffifo
- example:ip:i2s_microphone
- example:ip:simple_accelerator
- example:ip:im2col_spc
files:
file_type: systemVerilogSource
files_verilator_waiver:
files:
- hw/ip_examples/slow_memory/slow_memory.vlt
- hw/ip_examples/ams/ams.vlt
- hw/ip_examples/iffifo/iffifo.vlt
- hw/ip_examples/simple_accelerator/simple_accelerator.vlt
- hw/ip_examples/im2col_spc/im2col_spc.vlt
- tb/tb.vlt
file_type: vlt
systemverilog_only_simjtag:
depend:
- pulp-platform.org::pulpissimo_simjtag
tb-harness:
depend:
- pulp-platform.org:ip:fpu_ss
files:
- tb/tb_util.svh: {is_include_file: true}
- tb/testharness_pkg.sv
- tb/testharness.sv
- tb/ext_xbar.sv
- tb/ext_bus.sv
file_type: systemVerilogSource
uartdpi:
depend:
- lowrisc:dv_dpi:uartdpi
systemverilog_only_uart:
files:
- hw/vendor/lowrisc_opentitan/hw/dv/dpi/uartdpi/uartdpi.sv
file_type: systemVerilogSource
remote_bitbang_dpi:
depend:
- pulp-platform.org::pulpissimo_remote_bitbang
cypress_flash:
depend:
- ::spiflash:0
tb-sv:
files:
- tb/tb_top.sv
file_type: systemVerilogSource
tb-verilator:
files:
- tb/tb_top.cpp
file_type: cppSource
tb-sc-verilator:
files:
- tb/tb_sc_top.cpp
file_type: cppSource
targets:
default: &default_target
filesets:
- files_examples
- tb-harness
- tool_verilator? (uartdpi)
- tool_modelsim? (systemverilog_only_uart)
- tool_vcs? (systemverilog_only_uart)
- tool_xcelium? (systemverilog_only_uart)
- tool_verilator? (files_verilator_waiver)
- tool_verilator? (remote_bitbang_dpi)
- tool_modelsim? (systemverilog_only_simjtag)
- tool_vcs? (systemverilog_only_simjtag)
- tool_xcelium? (systemverilog_only_simjtag)
- tool_modelsim? (cypress_flash)
- tool_vcs? (cypress_flash)
- tool_xcelium? (cypress_flash)
toplevel:
- tool_modelsim? (tb_top)
- tool_vcs? (tb_top)
- tool_xcelium? (tb_top)
- tool_verilator? (testharness)