generated from TinyTapeout/tt06-verilog-template
-
Notifications
You must be signed in to change notification settings - Fork 1
/
info.yaml
53 lines (46 loc) · 1.7 KB
/
info.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
# Tiny Tapeout project information
project:
title: "Simple Stopwatch" # Project title
author: "Fabio Ramirez Stern" # Your name
discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "A simple stopwatch counting in 100th seconds and outputing it via SPI to a MAX7219 chip controlling an 8 digit 7-segment display." # One line description of what your project does
language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz: 1000000 # Clock frequency in Hz (or 0 if not applicable)
# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
# Your top module name must start with "tt_um_". Make it unique by including your github username:
top_module: "tt_um_faramire_stopwatch"
# List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
source_files:
- "stopwatch_top.v"
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
# Inputs
ui[0]: "start/stop"
ui[1]: "lap time"
ui[2]: "reset (active high)"
ui[3]: ""
ui[4]: ""
ui[5]: ""
ui[6]: ""
ui[7]: ""
# Outputs
uo[0]: "SPI MOSI"
uo[1]: "SPI CS (active low)"
uo[2]: "SPI CLK"
uo[3]: "stopwatch enabled (counting up)"
uo[4]: "display enabled (goes low when showing lap time)"
uo[5]: ""
uo[6]: ""
uo[7]: ""
# Bidirectional pins
uio[0]: ""
uio[1]: ""
uio[2]: ""
uio[3]: ""
uio[4]: ""
uio[5]: ""
uio[6]: ""
uio[7]: ""
# Do not change!
yaml_version: 6