Skip to content

Commit

Permalink
Update info.yaml
Browse files Browse the repository at this point in the history
  • Loading branch information
faramire authored Jun 4, 2024
1 parent 6dea75e commit 0b39159
Showing 1 changed file with 12 additions and 12 deletions.
24 changes: 12 additions & 12 deletions info.yaml
Original file line number Diff line number Diff line change
@@ -1,17 +1,17 @@
# Tiny Tapeout project information
project:
title: "" # Project title
author: "" # Your name
title: "Rotary Encoder WS2812B Control" # Project title
author: "Fabio Ramirez Stern" # Your name
discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "" # One line description of what your project does
description: "A rotary encoder controls 12 WS2812B LEDs on a ring PCB." # One line description of what your project does
language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
clock_hz: 0 # Clock frequency in Hz (or 0 if not applicable)

# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

# Your top module name must start with "tt_um_". Make it unique by including your github username:
top_module: "tt_um_example"
top_module: "tt_um_faramire_ws2812b_wrapper"

# List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
source_files:
Expand All @@ -20,22 +20,22 @@ project:
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
# Inputs
ui[0]: ""
ui[1]: ""
ui[2]: ""
ui[0]: "CLK"
ui[1]: "DT"
ui[2]: "SW"
ui[3]: ""
ui[4]: ""
ui[5]: ""
ui[6]: ""
ui[7]: ""

# Outputs
uo[0]: ""
uo[0]: "DOUT"
uo[1]: ""
uo[2]: ""
uo[3]: ""
uo[4]: ""
uo[5]: ""
uo[2]: "count0"
uo[3]: "count1"
uo[4]: "count2"
uo[5]: "count3"
uo[6]: ""
uo[7]: ""

Expand Down

0 comments on commit 0b39159

Please sign in to comment.