-
Notifications
You must be signed in to change notification settings - Fork 6
/
Copy pathFE_Qsys_AD1939_Audio_Research_hw.tcl
267 lines (223 loc) · 9.74 KB
/
FE_Qsys_AD1939_Audio_Research_hw.tcl
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
# TCL File Generated by Component Editor 18.0
# Wed May 06 10:33:36 MDT 2020
# DO NOT MODIFY
#
# FE_Qsys_AD1939_Audio_Research_v1 "FE_Qsys_AD1939_Audio_Research_v1" v1.0
# 2020.05.06.10:33:36
#
#
#
# request TCL package from ACDS 16.1
#
package require -exact qsys 16.1
#
# module FE_Qsys_AD1939_Audio_Research_v1
#
set_module_property DESCRIPTION ""
set_module_property NAME FE_Qsys_AD1939_Audio_Research
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME FE_Qsys_AD1939_Audio_Research
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property GROUP "FPGA Open Speech Tools"
#
# file sets
#
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL AD1939_hps_audio_research
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file AD1939_hps_audio_research.vhd VHDL PATH AD1939_hps_audio_research.vhd TOP_LEVEL_FILE
add_fileset_file Parallel2Serial_32bits.vhd VHDL PATH ../serdes/Parallel2Serial_32bits.vhd
add_fileset_file Serial2Parallel_32bits.vhd VHDL PATH ../serdes/Serial2Parallel_32bits.vhd
add_fileset_file ad1939_pkg.vhd VHDL Path ad1939_pkg.vhd
#
# parameters
#
#
# display items
#
#
# connection point Headphone_Out
#
add_interface Headphone_Out avalon_streaming end
set_interface_property Headphone_Out associatedClock sys_clk
set_interface_property Headphone_Out associatedReset sys_reset
set_interface_property Headphone_Out dataBitsPerSymbol 24
set_interface_property Headphone_Out errorDescriptor ""
set_interface_property Headphone_Out firstSymbolInHighOrderBits true
set_interface_property Headphone_Out maxChannel 1
set_interface_property Headphone_Out readyLatency 0
set_interface_property Headphone_Out ENABLED true
set_interface_property Headphone_Out EXPORT_OF ""
set_interface_property Headphone_Out PORT_NAME_MAP ""
set_interface_property Headphone_Out CMSIS_SVD_VARIABLES ""
set_interface_property Headphone_Out SVD_ADDRESS_GROUP ""
add_interface_port Headphone_Out AD1939_DAC1_channel channel Input 1
add_interface_port Headphone_Out AD1939_DAC1_data data Input 24
add_interface_port Headphone_Out AD1939_DAC1_valid valid Input 1
#
# connection point Line_Out
#
add_interface Line_Out avalon_streaming end
set_interface_property Line_Out associatedClock sys_clk
set_interface_property Line_Out associatedReset sys_reset
set_interface_property Line_Out dataBitsPerSymbol 24
set_interface_property Line_Out errorDescriptor ""
set_interface_property Line_Out firstSymbolInHighOrderBits true
set_interface_property Line_Out maxChannel 1
set_interface_property Line_Out readyLatency 0
set_interface_property Line_Out ENABLED true
set_interface_property Line_Out EXPORT_OF ""
set_interface_property Line_Out PORT_NAME_MAP ""
set_interface_property Line_Out CMSIS_SVD_VARIABLES ""
set_interface_property Line_Out SVD_ADDRESS_GROUP ""
add_interface_port Line_Out AD1939_DAC2_channel channel Input 1
add_interface_port Line_Out AD1939_DAC2_data data Input 24
add_interface_port Line_Out AD1939_DAC2_valid valid Input 1
#
# connection point XLR1_Out
#
add_interface XLR1_Out avalon_streaming end
set_interface_property XLR1_Out associatedClock sys_clk
set_interface_property XLR1_Out associatedReset sys_reset
set_interface_property XLR1_Out dataBitsPerSymbol 24
set_interface_property XLR1_Out errorDescriptor ""
set_interface_property XLR1_Out firstSymbolInHighOrderBits true
set_interface_property XLR1_Out maxChannel 1
set_interface_property XLR1_Out readyLatency 0
set_interface_property XLR1_Out ENABLED true
set_interface_property XLR1_Out EXPORT_OF ""
set_interface_property XLR1_Out PORT_NAME_MAP ""
set_interface_property XLR1_Out CMSIS_SVD_VARIABLES ""
set_interface_property XLR1_Out SVD_ADDRESS_GROUP ""
add_interface_port XLR1_Out AD1939_DAC3_channel channel Input 1
add_interface_port XLR1_Out AD1939_DAC3_data data Input 24
add_interface_port XLR1_Out AD1939_DAC3_valid valid Input 1
#
# connection point XLR2_Out
#
add_interface XLR2_Out avalon_streaming end
set_interface_property XLR2_Out associatedClock sys_clk
set_interface_property XLR2_Out associatedReset sys_reset
set_interface_property XLR2_Out dataBitsPerSymbol 24
set_interface_property XLR2_Out errorDescriptor ""
set_interface_property XLR2_Out firstSymbolInHighOrderBits true
set_interface_property XLR2_Out maxChannel 1
set_interface_property XLR2_Out readyLatency 0
set_interface_property XLR2_Out ENABLED true
set_interface_property XLR2_Out EXPORT_OF ""
set_interface_property XLR2_Out PORT_NAME_MAP ""
set_interface_property XLR2_Out CMSIS_SVD_VARIABLES ""
set_interface_property XLR2_Out SVD_ADDRESS_GROUP ""
add_interface_port XLR2_Out AD1939_DAC4_channel channel Input 1
add_interface_port XLR2_Out AD1939_DAC4_data data Input 24
add_interface_port XLR2_Out AD1939_DAC4_valid valid Input 1
#
# connection point Line_In
#
add_interface Line_In avalon_streaming start
set_interface_property Line_In associatedClock sys_clk
set_interface_property Line_In associatedReset sys_reset
set_interface_property Line_In dataBitsPerSymbol 24
set_interface_property Line_In errorDescriptor ""
set_interface_property Line_In firstSymbolInHighOrderBits true
set_interface_property Line_In maxChannel 1
set_interface_property Line_In readyLatency 0
set_interface_property Line_In ENABLED true
set_interface_property Line_In EXPORT_OF ""
set_interface_property Line_In PORT_NAME_MAP ""
set_interface_property Line_In CMSIS_SVD_VARIABLES ""
set_interface_property Line_In SVD_ADDRESS_GROUP ""
add_interface_port Line_In AD1939_ADC2_channel channel Output 1
add_interface_port Line_In AD1939_ADC2_data data Output 24
add_interface_port Line_In AD1939_ADC2_valid valid Output 1
#
# connection point Microphone_In
#
add_interface Microphone_In avalon_streaming start
set_interface_property Microphone_In associatedClock sys_clk
set_interface_property Microphone_In associatedReset sys_reset
set_interface_property Microphone_In dataBitsPerSymbol 24
set_interface_property Microphone_In errorDescriptor ""
set_interface_property Microphone_In firstSymbolInHighOrderBits true
set_interface_property Microphone_In maxChannel 1
set_interface_property Microphone_In readyLatency 0
set_interface_property Microphone_In ENABLED true
set_interface_property Microphone_In EXPORT_OF ""
set_interface_property Microphone_In PORT_NAME_MAP ""
set_interface_property Microphone_In CMSIS_SVD_VARIABLES ""
set_interface_property Microphone_In SVD_ADDRESS_GROUP ""
add_interface_port Microphone_In AD1939_ADC1_channel channel Output 1
add_interface_port Microphone_In AD1939_ADC1_data data Output 24
add_interface_port Microphone_In AD1939_ADC1_valid valid Output 1
#
# connection point sys_reset
#
add_interface sys_reset reset end
set_interface_property sys_reset associatedClock sys_clk
set_interface_property sys_reset synchronousEdges DEASSERT
set_interface_property sys_reset ENABLED true
set_interface_property sys_reset EXPORT_OF ""
set_interface_property sys_reset PORT_NAME_MAP ""
set_interface_property sys_reset CMSIS_SVD_VARIABLES ""
set_interface_property sys_reset SVD_ADDRESS_GROUP ""
add_interface_port sys_reset sys_reset reset Input 1
#
# connection point clk_abclk
#
add_interface clk_abclk clock end
set_interface_property clk_abclk clockRate 0
set_interface_property clk_abclk ENABLED true
set_interface_property clk_abclk EXPORT_OF ""
set_interface_property clk_abclk PORT_NAME_MAP ""
set_interface_property clk_abclk CMSIS_SVD_VARIABLES ""
set_interface_property clk_abclk SVD_ADDRESS_GROUP ""
add_interface_port clk_abclk AD1939_ADC_ABCLK clk Input 1
#
# connection point clk_alrclk
#
add_interface clk_alrclk clock end
set_interface_property clk_alrclk clockRate 0
set_interface_property clk_alrclk ENABLED true
set_interface_property clk_alrclk EXPORT_OF ""
set_interface_property clk_alrclk PORT_NAME_MAP ""
set_interface_property clk_alrclk CMSIS_SVD_VARIABLES ""
set_interface_property clk_alrclk SVD_ADDRESS_GROUP ""
add_interface_port clk_alrclk AD1939_ADC_ALRCLK clk Input 1
#
# connection point sys_clk
#
add_interface sys_clk clock end
set_interface_property sys_clk clockRate 0
set_interface_property sys_clk ENABLED true
set_interface_property sys_clk EXPORT_OF ""
set_interface_property sys_clk PORT_NAME_MAP ""
set_interface_property sys_clk CMSIS_SVD_VARIABLES ""
set_interface_property sys_clk SVD_ADDRESS_GROUP ""
add_interface_port sys_clk sys_clk clk Input 1
#
# connection point connect_to_AD1939
#
add_interface connect_to_AD1939 conduit end
set_interface_property connect_to_AD1939 associatedClock clk_abclk
set_interface_property connect_to_AD1939 associatedReset sys_reset
set_interface_property connect_to_AD1939 ENABLED true
set_interface_property connect_to_AD1939 EXPORT_OF ""
set_interface_property connect_to_AD1939 PORT_NAME_MAP ""
set_interface_property connect_to_AD1939 CMSIS_SVD_VARIABLES ""
set_interface_property connect_to_AD1939 SVD_ADDRESS_GROUP ""
add_interface_port connect_to_AD1939 AD1939_ADC_ASDATA1 ad1939_adc_asdata1 Input 1
add_interface_port connect_to_AD1939 AD1939_ADC_ASDATA2 ad1939_adc_asdata2 Input 1
add_interface_port connect_to_AD1939 AD1939_DAC_DBCLK ad1939_dac_dbclk Output 1
add_interface_port connect_to_AD1939 AD1939_DAC_DLRCLK ad1939_dac_dlrclk Output 1
add_interface_port connect_to_AD1939 AD1939_DAC_DSDATA1 ad1939_dac_dsdata1 Output 1
add_interface_port connect_to_AD1939 AD1939_DAC_DSDATA2 ad1939_dac_dsdata2 Output 1
add_interface_port connect_to_AD1939 AD1939_DAC_DSDATA3 ad1939_dac_dsdata3 Output 1
add_interface_port connect_to_AD1939 AD1939_DAC_DSDATA4 ad1939_dac_dsdata4 Output 1