Skip to content

Commit

Permalink
add missing signal MEGA65#342
Browse files Browse the repository at this point in the history
  • Loading branch information
gardners committed Jan 18, 2021
1 parent 5fa9231 commit 6b82250
Showing 1 changed file with 1 addition and 0 deletions.
1 change: 1 addition & 0 deletions src/vhdl/viciv.vhdl
Original file line number Diff line number Diff line change
Expand Up @@ -906,6 +906,7 @@ architecture Behavioral of viciv is
-- Border generation signals
-- (see video registers section for the registers that define the border size)
signal inborder : std_logic := '0';
signal pixel_alt_palette : std_logic := '0';
signal postsprite_inborder : std_logic := '0';
signal inborder_drive : std_logic := '0';
signal inborder_t1 : std_logic := '0';
Expand Down

0 comments on commit 6b82250

Please sign in to comment.