New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add/support Verilog #15

Open

mithro opened this issue Dec 5, 2020 · 0 comments

Labels

Help wanted Language

Member

mithro commented Dec 5, 2020 •

edited by umarcor

Loading

Create good support for Verilog.

umarcor changed the title ~~Language: Create good support for Verilog~~ Add/support Verilog

umarcor added Help wanted Language labels

umarcor mentioned this issue

Add Verilator #5

Closed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment