Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add/support SystemVerilog #16

Open
3 tasks
mithro opened this issue Dec 5, 2020 · 1 comment
Open
3 tasks

Add/support SystemVerilog #16

mithro opened this issue Dec 5, 2020 · 1 comment
Labels
Help wanted Extra attention is needed Language Tools for providing language support opentitan Related to taping out opentitan based system

Comments

@mithro
Copy link
Member

mithro commented Dec 5, 2020 •
edited
Loading

Create good support for SystemVerilog.
@umarcor umarcor changed the title Language: Create good support for SystemVerilog Add/support SystemVerilog Dec 6, 2020
@umarcor umarcor added Help wanted Extra attention is needed Language Tools for providing language support labels Dec 6, 2020
@umarcor umarcor mentioned this issue Dec 8, 2020
Closed
@mithro
Copy link
Member Author

mithro commented Jan 10, 2023

We need the Surelog->UHDM->Yosys flow here.

FYI - @QuantamHD

@mithro mithro added the opentitan Related to taping out opentitan based system label Jan 10, 2023
@hcindyl hcindyl mentioned this issue Aug 16, 2023
Open
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
Help wanted Extra attention is needed Language Tools for providing language support opentitan Related to taping out opentitan based system
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@mithro @umarcor