Skip to content

Issues: iitm-sysdl/SHAKTIMAAN

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

14 Open 11 Closed
14 Open 11 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Pre-computed initial accum value needs to have a triangular input bug Something isn't working
#25 opened Apr 26, 2021 by sanandaraj5597
@gokulan97
Wrong data layout in partial row situation
#24 opened Apr 21, 2021 by vinodganesan
@gokulan97
Input address requests from GEMM are not properly handled in accelerator top bug Something isn't working
#23 opened Apr 21, 2021 by vinodganesan
@gokulan97
[systolic array FIFO based] Input accumulation should be driven for unused systolic columns
#22 opened Apr 19, 2021 by SadhaShan
[systolic array FIFO based] West inputs should be driven as zero for unused rows
#21 opened Apr 19, 2021 by SadhaShan
Fetch Decode Slave interface should support reads
#20 opened Apr 2, 2021 by sanandaraj5597
Padding of zeros to systolic array not happening
#18 opened Mar 19, 2021 by sanandaraj5597
Input loading not happening if preload input is zero
#17 opened Mar 19, 2021 by sanandaraj5597
Weight Load and Input Load Phase synchronisation
#16 opened Mar 19, 2021 by sanandaraj5597
Redundant Value used from adder tree
#15 opened Mar 19, 2021 by sanandaraj5597
[PE and array] signed computation in PE and array
#14 opened Mar 19, 2021 by SadhaShan
accelerator testbench verif req Requirement for verification
#8 opened Feb 13, 2021 by SadhaShan
block level bluespec testbenches verif req Requirement for verification
#7 opened Feb 13, 2021 by SadhaShan
support for generate verilog verif req Requirement for verification
#6 opened Feb 13, 2021 by SadhaShan
ProTip! Mix and match filters to narrow down what you’re looking for.