Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Output format tests for SystemVerilog and DFCIR #43

Merged
merged 1 commit into from
Aug 5, 2024

Conversation

Muxianesty
Copy link
Collaborator

In #40 first output test (for FIRRTL) was added. This Pull Request adds three more tests for previously existing formats. With every new format additional tests will be added.

@Muxianesty Muxianesty added the enhancement New feature or request label Aug 5, 2024
@Muxianesty Muxianesty requested a review from ssmolov August 5, 2024 13:20
@Muxianesty Muxianesty self-assigned this Aug 5, 2024
Copy link
Collaborator

@ssmolov ssmolov left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

ok

@ssmolov ssmolov merged commit e0dc02f into master Aug 5, 2024
2 checks passed
@Muxianesty Muxianesty deleted the output_formats_tests branch August 15, 2024 14:20
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants