Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add riscv64 target #80

Merged
merged 10 commits into from
Mar 6, 2025
Merged

Add riscv64 target #80

merged 10 commits into from
Mar 6, 2025

Conversation

bjia56
Copy link
Collaborator

@bjia56 bjia56 commented Oct 17, 2024

Closes #41

@bjia56 bjia56 marked this pull request as ready for review October 17, 2024 20:51
@bjia56 bjia56 marked this pull request as draft October 17, 2024 20:55
@bjia56
Copy link
Collaborator Author

bjia56 commented Oct 17, 2024

Build artifacts work in an emulated riscv64 docker container. Need to reimage my own riscv64 board for a real test.

@lexiforest lexiforest marked this pull request as ready for review March 5, 2025 14:56
@lexiforest
Copy link
Owner

It seems that riscv support has finally landed in zig 0.14 offcial release. However, some annoying compiler warning should be fixed for arm32 build.

@lexiforest lexiforest merged commit 8f7b9fd into main Mar 6, 2025
22 checks passed
@lexiforest lexiforest deleted the feature/riscv64 branch March 6, 2025 01:51
@bjia56
Copy link
Collaborator Author

bjia56 commented Mar 6, 2025

Thanks for taking over the PR and finishing it up!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Add riscv64 target
3 participants