Skip to content

Issues: lowRISC/ibex

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
192 Open 660 Closed
192 Open 660 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Docs: Use rstflattable for tables Component:Doc Documentation issue Type:Enhancement Feature requests, enhancements
#595 opened Feb 10, 2020 by imphil
Evaluate the feasibility of parameterising ibex by XLEN Component:RTL RTL issue Type:Enhancement Feature requests, enhancements
#64 opened Jun 6, 2019 by asb
4
Document trap precision Component:Doc Documentation issue Component:RTL RTL issue Type:Task Tasks, to-do list.
#86 opened Jun 24, 2019 by imphil
1
Test trap precision Component:DV Design verification (DV) or testing issue Type:Enhancement Feature requests, enhancements
#87 opened Jun 24, 2019 by imphil
4
Provide software exercising U-Mode Type:Task Tasks, to-do list.
#218 opened Aug 6, 2019 by imphil
@imphil
Provide software using PMP Type:Task Tasks, to-do list.
#219 opened Aug 6, 2019 by imphil
@imphil
DV: Test performance counters Component:DV Design verification (DV) or testing issue Priority:P3 Type:Enhancement Feature requests, enhancements
#238 opened Aug 13, 2019 by imphil V3
@udinator
3
Implement time CSR Component:Doc Documentation issue Component:RTL RTL issue Type:Enhancement Feature requests, enhancements
#278 opened Sep 2, 2019 by imphil
Create page tracking tape out information (and maybe comparison?) Component:Doc Documentation issue Type:Task Tasks, to-do list.
#309 opened Sep 11, 2019 by mithro
10 tasks
1
Add riscv compliance reference to doc Component:Doc Documentation issue Type:Enhancement Feature requests, enhancements
#381 opened Oct 8, 2019 by towoe
1
Modify/Extend Simple System to be a more generic base Type:Task Tasks, to-do list.
#438 opened Oct 30, 2019 by GregAC
1
syn: Remove copy of prim_clock_gating.v and use shared version instead Component:RTL RTL issue Type:Task Tasks, to-do list.
#501 opened Nov 29, 2019 by imphil
3
Support for riscv-formal Component:DV Design verification (DV) or testing issue Type:Enhancement Feature requests, enhancements
#2 opened Jan 2, 2018 by chaosbastler
22
Make ibex_tracer_file_base a known plusarg in .core files Component:Tool-and-Build Tool and build system related issues Type:Enhancement Feature requests, enhancements
#586 opened Feb 5, 2020 by GregAC
Tracer: Fix sensitivity warnings Component:DV Design verification (DV) or testing issue Type:Bug Bugs
#619 opened Feb 21, 2020 by imphil
Try out svlint Component:Tool-and-Build Tool and build system related issues Good First Issue Good issue to work on for newcomers Type:Enhancement Feature requests, enhancements
#644 opened Mar 2, 2020 by imphil
7
Feedthrough path detection Component:Tool-and-Build Tool and build system related issues Type:Task Tasks, to-do list.
#651 opened Mar 4, 2020 by GregAC
@GregAC
Yosys CI checks Component:Tool-and-Build Tool and build system related issues Type:Task Tasks, to-do list.
#653 opened Mar 4, 2020 by GregAC
@GregAC
1
[tracking] Use Verible's verilog_format for code formatting Component:Tool-and-Build Tool and build system related issues Type:Enhancement Feature requests, enhancements
#687 opened Mar 11, 2020 by imphil
3 of 20 tasks
2
Possible optimisations in UVM Makefile Component:DV Design verification (DV) or testing issue Type:Enhancement Feature requests, enhancements
#689 opened Mar 12, 2020 by rswarbrick
[fpv] Write properties for top-level Ibex interface Component:DV Design verification (DV) or testing issue Type:Enhancement Feature requests, enhancements
#719 opened Mar 20, 2020 by GregAC
[doc] Document support Ibex configurations Component:Doc Documentation issue Component:Tool-and-Build Tool and build system related issues Type:Task Tasks, to-do list.
#740 opened Mar 27, 2020 by GregAC
1
[doc] Document basic commands for running/checking Ibex Component:Doc Documentation issue Good First Issue Good issue to work on for newcomers Type:Task Tasks, to-do list.
#741 opened Mar 27, 2020 by GregAC
2
Deal with the replications of Ibex parameter sets across .core files Component:Tool-and-Build Tool and build system related issues Type:Cleanup Cleanup tasks Type:Task Tasks, to-do list.
#753 opened Mar 31, 2020 by GregAC
2
failed to synthesize RTL with Yosys Type:Question Questions
#2260 opened Mar 5, 2025 by hyn0711
1
ProTip! Add no:assignee to see everything that’s not assigned.