Skip to content

Latest commit

 

History

History
6 lines (4 loc) · 193 Bytes

README.md

File metadata and controls

6 lines (4 loc) · 193 Bytes

Xilinx U200

PSL and board support for Xilinx card with Xilinx XCU200 FPGA

  • PSL block is not constrained
  • ibm.com_CAPI_PSL9_WRAP_2.00.zip needs to contain virtexuplushbm library reference