-
Notifications
You must be signed in to change notification settings - Fork 1
/
gem5-0e86fac7254c-ramulator.patch
548 lines (538 loc) · 17.8 KB
/
gem5-0e86fac7254c-ramulator.patch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
diff -r 0e86fac7254c -r d1234c44d57e .hgignore
--- a/.hgignore Sat May 31 18:00:23 2014 -0700
+++ b/.hgignore Thu Mar 10 03:46:14 2016 +0800
@@ -10,3 +10,4 @@
m5out
src/doxygen
ext/dramsim2/DRAMSim2
+ext/ramulator/Ramulator
diff -r 0e86fac7254c -r d1234c44d57e SConstruct
--- a/SConstruct Sat May 31 18:00:23 2014 -0700
+++ b/SConstruct Thu Mar 10 03:46:14 2016 +0800
@@ -215,6 +215,10 @@
main.root = Dir(".") # The current directory (where this file lives).
main.srcdir = Dir("src") # The source directory
+# RAMULATOR: forcing clang
+main['CC'] = "clang"
+main['CXX'] = "clang++"
+
main_dict_keys = main.Dictionary().keys()
# Check that we have a C/C++ compiler
@@ -541,10 +545,16 @@
main.Append(CCFLAGS=['-fno-strict-aliasing'])
# Enable -Wall and then disable the few warnings that we
# consistently violate
- main.Append(CCFLAGS=['-Wall', '-Wno-sign-compare', '-Wundef'])
+ # RAMULATOR: compatibiltiy for clang 3.5+, gcc 5
+ if main['GCC']:
+ main.Append(CCFLAGS=['-Wall', '-Wno-sign-compare', '-Wundef', '-Wno-unused-variable', '-Wno-parentheses', '-Wno-deprecated'])
+ else:
+ main.Append(CCFLAGS=['-Wall', '-Wno-sign-compare', '-Wundef', '-Wno-unused-private-field', '-Wno-deprecated-register', '-Wno-undefined-bool-conversion', '-Wno-unused-function'])
# We always compile using C++11, but only gcc >= 4.7 and clang 3.1
# actually use that name, so we stick with c++0x
- main.Append(CXXFLAGS=['-std=c++0x'])
+ # RAMULATOR: support newer compilers by using c++11
+ # main.Append(CXXFLAGS=['-std=c++0x'])
+ main.Append(CXXFLAGS=['-std=c++11'])
# Add selected sanity checks from -Wextra
main.Append(CXXFLAGS=['-Wmissing-field-initializers',
'-Woverloaded-virtual'])
@@ -1154,6 +1164,9 @@
main.SConscript('ext/dramsim2/SConscript',
variant_dir = joinpath(build_root, 'dramsim2'))
+# ramulator build is shared across all configs in the build root.
+main.SConscript('ext/ramulator/SConscript',
+ variant_dir = joinpath(build_root, 'ramulator'))
###################################################
#
# This function is used to set up a directory with switching headers
diff -r 0e86fac7254c -r d1234c44d57e configs/common/MemConfig.py
--- a/configs/common/MemConfig.py Sat May 31 18:00:23 2014 -0700
+++ b/configs/common/MemConfig.py Thu Mar 10 03:46:14 2016 +0800
@@ -54,7 +54,8 @@
("lpddr2_s4_1066_x32", "LPDDR2_S4_1066_x32"),
("lpddr3_1600_x32", "LPDDR3_1600_x32"),
("wio_200_x128", "WideIO_200_x128"),
- ("dramsim2", "DRAMSim2")
+ ("dramsim2", "DRAMSim2"),
+ ("ramulator", "Ramulator"),
]
# Filtered list of aliases. Only aliases for existing memory
@@ -158,9 +159,14 @@
# Create an instance so we can figure out the address
# mapping and row-buffer size
ctrl = cls()
-
+
+ if issubclass(cls, m5.objects.Ramulator):
+ if not options.ramulator_config:
+ fatal("--mem-type=ramulator require --ramulator-config option")
+ ctrl.config_file = options.ramulator_config
+ ctrl.num_cpus = options.num_cpus
# Only do this for DRAMs
- if issubclass(cls, m5.objects.DRAMCtrl):
+ elif issubclass(cls, m5.objects.DRAMCtrl):
# Inform each controller how many channels to account
# for
ctrl.channels = nbr_mem_ctrls
diff -r 0e86fac7254c -r d1234c44d57e configs/common/Options.py
--- a/configs/common/Options.py Sat May 31 18:00:23 2014 -0700
+++ b/configs/common/Options.py Thu Mar 10 03:46:14 2016 +0800
@@ -93,6 +93,8 @@
parser.add_option("--mem-size", action="store", type="string",
default="512MB",
help="Specify the physical memory size (single memory)")
+ parser.add_option("--ramulator-config", type="string", dest="ramulator_config",
+ help="Specify Ramulator configuration file, overrides other --mem-XXX options")
parser.add_option("-l", "--lpae", action="store_true")
parser.add_option("-V", "--virtualisation", action="store_true")
diff -r 0e86fac7254c -r d1234c44d57e ext/dnet/os.h
--- a/ext/dnet/os.h Sat May 31 18:00:23 2014 -0700
+++ b/ext/dnet/os.h Thu Mar 10 03:46:14 2016 +0800
@@ -98,7 +98,10 @@
/* Support for flexible arrays. */
#undef __flexarr
-#if defined(__GNUC__) && ((__GNUC__ > 2) || (__GNUC__ == 2 && __GNUC_MINOR__ >= 97))
+/* RAMULATOR: fix for clang */
+#if 1
+# define __flexarr [1]
+#elif defined(__GNUC__) && ((__GNUC__ > 2) || (__GNUC__ == 2 && __GNUC_MINOR__ >= 97))
/* GCC 2.97 supports C99 flexible array members. */
# define __flexarr []
#else
diff -r 0e86fac7254c -r d1234c44d57e ext/ramulator/README
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/ext/ramulator/README Thu Mar 10 03:46:14 2016 +0800
@@ -0,0 +1,11 @@
+To use Ramulator in gem5 simulations
+
+1. Download Ramulator
+ 1.1 Go to ext/ramulator (this directory)
+ 1.2 Clone Ramulator: git clone git://github.com/CMU-SAFARI/ramulator.git
+
+2. Compile gem5
+
+3. Run gem5 with Ramulator
+ 3.1 Use --mem-type=ramulator and --ramulator-config=XXX
+
diff -r 0e86fac7254c -r d1234c44d57e ext/ramulator/SConscript
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/ext/ramulator/SConscript Thu Mar 10 03:46:14 2016 +0800
@@ -0,0 +1,48 @@
+# -*- mode:python -*-
+
+import os
+
+Import('main')
+
+if not os.path.exists(Dir('.').srcnode().abspath + '/Ramulator'):
+ main['HAVE_RAMULATOR'] = False
+ Return()
+
+# We have got the folder, so add the library and build the wrappers
+main['HAVE_RAMULATOR'] = True
+
+# Add the appropriate files. We leave out the trace driven simulator
+dram_files = []
+
+def DRAMFile(filename):
+ dram_files.append(File('Ramulator/src/' + filename))
+
+DRAMFile('Config.cpp')
+DRAMFile('Controller.cpp')
+DRAMFile('DDR3.cpp')
+DRAMFile('DDR4.cpp')
+DRAMFile('GDDR5.cpp')
+DRAMFile('Gem5Wrapper.cpp')
+DRAMFile('HBM.cpp')
+DRAMFile('LPDDR3.cpp')
+DRAMFile('LPDDR4.cpp')
+DRAMFile('MemoryFactory.cpp')
+DRAMFile('SALP.cpp')
+DRAMFile('WideIO.cpp')
+DRAMFile('WideIO2.cpp')
+DRAMFile('TLDRAM.cpp')
+DRAMFile('ALDRAM.cpp')
+
+dramenv = main.Clone()
+dramenv.Append(CXXFLAGS=['-Wno-missing-field-initializers'])
+dramenv.Append(CXXFLAGS=['-Wno-unused-variable'])
+dramenv.Append(CXXFLAGS=['-Wno-reorder'])
+
+# added support to hook in gem5 headers
+dramenv.Append(CPPPATH = Dir('../../src/'))
+
+dramenv.Library('ramulator', [dramenv.SharedObject(f) for f in dram_files])
+
+main.Prepend(CPPPATH=Dir('.'))
+main.Append(LIBS=['ramulator'])
+main.Prepend(LIBPATH=[Dir('.')])
diff -r 0e86fac7254c -r d1234c44d57e src/mem/Ramulator.py
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/src/mem/Ramulator.py Thu Mar 10 03:46:14 2016 +0800
@@ -0,0 +1,14 @@
+# -*- mode:python -*-
+from m5.params import *
+from AbstractMemory import *
+
+# A wrapper for Ramulator multi-channel memory controller
+class Ramulator(AbstractMemory):
+ type = 'Ramulator'
+ cxx_header = "mem/ramulator.hh"
+
+ # A single port for now
+ port = SlavePort("Slave port")
+
+ config_file = Param.String("", "configuration file")
+ num_cpus = Param.Unsigned(1, "Number of cpu")
diff -r 0e86fac7254c -r d1234c44d57e src/mem/SConscript
--- a/src/mem/SConscript Sat May 31 18:00:23 2014 -0700
+++ b/src/mem/SConscript Thu Mar 10 03:46:14 2016 +0800
@@ -71,6 +71,11 @@
Source('dramsim2_wrapper.cc')
Source('dramsim2.cc')
+if env['HAVE_RAMULATOR']:
+ SimObject("Ramulator.py")
+ Source('ramulator.cc')
+ DebugFlag("Ramulator")
+
DebugFlag('BaseBus')
DebugFlag('BusAddrRanges')
DebugFlag('CoherentBus')
diff -r 0e86fac7254c -r d1234c44d57e src/mem/ramulator.cc
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/src/mem/ramulator.cc Thu Mar 10 03:46:14 2016 +0800
@@ -0,0 +1,225 @@
+#include "base/callback.hh"
+#include "mem/ramulator.hh"
+#include "Ramulator/src/Gem5Wrapper.h"
+#include "Ramulator/src/Request.h"
+#include "sim/system.hh"
+#include "debug/Ramulator.hh"
+
+Ramulator::Ramulator(const Params *p):
+ AbstractMemory(p),
+ port(name() + ".port", *this),
+ requestsInFlight(0),
+ drain_manager(NULL),
+ config_file(p->config_file),
+ configs(p->config_file),
+ wrapper(NULL),
+ read_cb_func(std::bind(&Ramulator::readComplete, this, std::placeholders::_1)),
+ write_cb_func(std::bind(&Ramulator::writeComplete, this, std::placeholders::_1)),
+ ticks_per_clk(0),
+ resp_stall(false),
+ req_stall(false),
+ send_resp_event(this),
+ tick_event(this)
+{
+ configs.set_core_num(p->num_cpus);
+}
+Ramulator::~Ramulator()
+{
+ delete wrapper;
+}
+
+void Ramulator::init() {
+ if (!port.isConnected()){
+ fatal("Ramulator port not connected\n");
+ } else {
+ port.sendRangeChange();
+ }
+ wrapper = new ramulator::Gem5Wrapper(configs, system()->cacheLineSize());
+ ticks_per_clk = Tick(wrapper->tCK * SimClock::Float::ns);
+
+ DPRINTF(Ramulator, "Instantiated Ramulator with config file '%s' (tCK=%lf, %d ticks per clk)\n",
+ config_file.c_str(), wrapper->tCK, ticks_per_clk);
+ Callback* cb = new MakeCallback<ramulator::Gem5Wrapper, &ramulator::Gem5Wrapper::finish>(wrapper);
+ registerExitCallback(cb);
+}
+
+void Ramulator::startup() {
+ schedule(tick_event, clockEdge());
+}
+
+unsigned int Ramulator::drain(DrainManager* dm) {
+ DPRINTF(Ramulator, "Requested to drain\n");
+ // updated to include all in-flight requests
+ // if (resp_queue.size()) {
+ if (numOutstanding()) {
+ setDrainState(Drainable::Draining);
+ drain_manager = dm;
+ return 1;
+ } else {
+ setDrainState(Drainable::Drained);
+ return 0;
+ }
+}
+
+BaseSlavePort& Ramulator::getSlavePort(const std::string& if_name, PortID idx) {
+ if (if_name != "port") {
+ return MemObject::getSlavePort(if_name, idx);
+ } else {
+ return port;
+ }
+}
+
+void Ramulator::sendResponse() {
+ assert(!resp_stall);
+ assert(!resp_queue.empty());
+
+ DPRINTF(Ramulator, "Attempting to send response\n");
+
+ long addr = resp_queue.front()->getAddr();
+ if (port.sendTimingResp(resp_queue.front())){
+ DPRINTF(Ramulator, "Response to %ld sent.\n", addr);
+ resp_queue.pop_front();
+ if (resp_queue.size() && !send_resp_event.scheduled())
+ schedule(send_resp_event, curTick());
+
+ // check if we were asked to drain and if we are now done
+ if (drain_manager && numOutstanding() == 0) {
+ drain_manager->signalDrainDone();
+ drain_manager = NULL;
+ }
+ } else
+ resp_stall = true;
+}
+
+void Ramulator::tick() {
+ wrapper->tick();
+ if (req_stall){
+ req_stall = false;
+ port.sendRetry();
+ }
+ schedule(tick_event, curTick() + ticks_per_clk);
+}
+
+// added an atomic packet response function to enable fast forwarding
+Tick Ramulator::recvAtomic(PacketPtr pkt) {
+ access(pkt);
+
+ // set an fixed arbitrary 50ns response time for atomic requests
+ return pkt->memInhibitAsserted() ? 0 : 50000;
+}
+
+void Ramulator::recvFunctional(PacketPtr pkt) {
+ pkt->pushLabel(name());
+ functionalAccess(pkt);
+ for (auto i = resp_queue.begin(); i != resp_queue.end(); ++i)
+ pkt->checkFunctional(*i);
+ pkt->popLabel();
+}
+
+bool Ramulator::recvTimingReq(PacketPtr pkt) {
+ // we should never see a new request while in retry
+ assert(!req_stall);
+
+ for (PacketPtr pendPkt: pending_del)
+ delete pendPkt;
+ pending_del.clear();
+
+ if (pkt->memInhibitAsserted()) {
+ // snooper will supply based on copy of packet
+ // still target's responsibility to delete packet
+ pending_del.push_back(pkt);
+ return true;
+ }
+
+ bool accepted = true;
+ if (pkt->isRead()) {
+ DPRINTF(Ramulator, "context id: %d, thread id: %d\n", pkt->req->contextId(),
+ pkt->req->threadId());
+ ramulator::Request req(pkt->getAddr(), ramulator::Request::Type::READ, read_cb_func, pkt->req->contextId());
+ accepted = wrapper->send(req);
+ if (accepted){
+ reads[req.addr].push_back(pkt);
+ DPRINTF(Ramulator, "Read to %ld accepted.\n", req.addr);
+
+ // added counter to track requests in flight
+ ++requestsInFlight;
+ } else {
+ req_stall = true;
+ }
+ } else if (pkt->isWrite()) {
+ // Detailed CPU model always comes along with cache model enabled and
+ // write requests are caused by cache eviction, so it shouldn't be
+ // tallied for any core/thread
+ ramulator::Request req(pkt->getAddr(), ramulator::Request::Type::WRITE, write_cb_func, 0);
+ accepted = wrapper->send(req);
+ if (accepted){
+ accessAndRespond(pkt);
+ DPRINTF(Ramulator, "Write to %ld accepted and served.\n", req.addr);
+
+ // added counter to track requests in flight
+ ++requestsInFlight;
+ } else {
+ req_stall = true;
+ }
+ } else {
+ // keep it simple and just respond if necessary
+ accessAndRespond(pkt);
+ }
+ return accepted;
+}
+
+void Ramulator::recvRetry() {
+ DPRINTF(Ramulator, "Retrying\n");
+
+ assert(resp_stall);
+ resp_stall = false;
+ sendResponse();
+}
+
+void Ramulator::accessAndRespond(PacketPtr pkt) {
+ bool need_resp = pkt->needsResponse();
+ access(pkt);
+ if (need_resp) {
+ assert(pkt->isResponse());
+ pkt->busFirstWordDelay = pkt->busLastWordDelay = 0;
+
+ DPRINTF(Ramulator, "Queuing response for address %lld\n",
+ pkt->getAddr());
+
+ resp_queue.push_back(pkt);
+ if (!resp_stall && !send_resp_event.scheduled())
+ schedule(send_resp_event, curTick());
+ } else
+ pending_del.push_back(pkt);
+}
+
+void Ramulator::readComplete(ramulator::Request& req){
+ DPRINTF(Ramulator, "Read to %ld completed.\n", req.addr);
+ auto& pkt_q = reads.find(req.addr)->second;
+ PacketPtr pkt = pkt_q.front();
+ pkt_q.pop_front();
+ if (!pkt_q.size())
+ reads.erase(req.addr);
+
+ // added counter to track requests in flight
+ --requestsInFlight;
+
+ accessAndRespond(pkt);
+}
+
+void Ramulator::writeComplete(ramulator::Request& req){
+ DPRINTF(Ramulator, "Write to %ld completed.\n", req.addr);
+
+ // added counter to track requests in flight
+ --requestsInFlight;
+
+ // check if we were asked to drain and if we are now done
+ if (drain_manager && numOutstanding() == 0) {
+ drain_manager->signalDrainDone();
+ drain_manager = NULL;
+ }
+}
+
+Ramulator *RamulatorParams::create(){
+ return new Ramulator(this);
+}
diff -r 0e86fac7254c -r d1234c44d57e src/mem/ramulator.hh
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/src/mem/ramulator.hh Thu Mar 10 03:46:14 2016 +0800
@@ -0,0 +1,94 @@
+#ifndef __RAMULATOR_HH__
+#define __RAMULATOR_HH__
+
+#include <deque>
+#include <tuple>
+#include <map>
+
+#include "mem/abstract_mem.hh"
+#include "params/Ramulator.hh"
+#include "Ramulator/src/Config.h"
+
+namespace ramulator{
+ class Request;
+ class Gem5Wrapper;
+}
+
+class Ramulator : public AbstractMemory {
+private:
+
+ class TestPort: public SlavePort {
+ private:
+ Ramulator& mem;
+ public:
+ TestPort(const std::string& _name, Ramulator& _mem): SlavePort(_name, &_mem), mem(_mem) {}
+ protected:
+ Tick recvAtomic(PacketPtr pkt) {
+ // modified to perform a fixed latency return for atomic packets to enable fast forwarding
+ // assert(false && "only accepts functional or timing packets");
+ return mem.recvAtomic(pkt);
+ }
+
+ void recvFunctional(PacketPtr pkt) {
+ mem.recvFunctional(pkt);
+ }
+
+ bool recvTimingReq(PacketPtr pkt) {
+ return mem.recvTimingReq(pkt);
+ }
+
+ void recvRetry() {
+ mem.recvRetry();
+ }
+
+ AddrRangeList getAddrRanges() const {
+ AddrRangeList ranges;
+ ranges.push_back(mem.getAddrRange());
+ return ranges;
+ }
+ } port;
+
+ unsigned int requestsInFlight;
+ std::map<long, std::deque<PacketPtr> > reads;
+ std::map<long, std::deque<PacketPtr> > writes;
+ std::deque<PacketPtr> resp_queue;
+ std::deque<PacketPtr> pending_del;
+ DrainManager *drain_manager;
+
+ std::string config_file;
+ ramulator::Config configs;
+ ramulator::Gem5Wrapper *wrapper;
+ std::function<void(ramulator::Request&)> read_cb_func;
+ std::function<void(ramulator::Request&)> write_cb_func;
+ Tick ticks_per_clk;
+ bool resp_stall;
+ bool req_stall;
+
+ unsigned int numOutstanding() const { return requestsInFlight + resp_queue.size(); }
+
+ void sendResponse();
+ void tick();
+
+ EventWrapper<Ramulator, &Ramulator::sendResponse> send_resp_event;
+ EventWrapper<Ramulator, &Ramulator::tick> tick_event;
+
+public:
+ typedef RamulatorParams Params;
+ Ramulator(const Params *p);
+ virtual void init();
+ virtual void startup();
+ unsigned int drain(DrainManager* dm);
+ virtual BaseSlavePort& getSlavePort(const std::string& if_name,
+ PortID idx = InvalidPortID);
+ ~Ramulator();
+protected:
+ Tick recvAtomic(PacketPtr pkt);
+ void recvFunctional(PacketPtr pkt);
+ bool recvTimingReq(PacketPtr pkt);
+ void recvRetry();
+ void accessAndRespond(PacketPtr pkt);
+ void readComplete(ramulator::Request& req);
+ void writeComplete(ramulator::Request& req);
+};
+
+#endif // __RAMULATOR_HH__
diff -r 0e86fac7254c -r d1234c44d57e src/python/m5/params.py
--- a/src/python/m5/params.py Sat May 31 18:00:23 2014 -0700
+++ b/src/python/m5/params.py Thu Mar 10 03:46:14 2016 +0800
@@ -177,7 +177,7 @@
return self.ptype(value)
def cxx_predecls(self, code):
- code('#include <cstddef>')
+ code('#include <stddef.h>')
self.ptype.cxx_predecls(code)
def swig_predecls(self, code):