The RV32I instruction set architecture defines the base integer instructions for a 32-bit RISC-V computer.
It includes a set of fundamental instructions for integer operations. In this architecture, registers are 32 bits
wide, and all instructions are 32 bits wide. The ISA covers arithmetic and logical operations, load/store instructions
for memory access, control transfer instructions, and memory ordering instructions. Additionally, it provides HINT instructions
for synchronization and memory ordering. The RV32I ISA serves as a foundation for more specialized RISC-V extensions, allowing flexibility
and scalability in system design.
-
Notifications
You must be signed in to change notification settings - Fork 0
RV32I is a load-store architecture, where only load and store instructions access memory and arithmetic instructions only operate on CPU registers. RV32I provides a 32-bit address space that is byte-addressed.
mreddybalaji/RV32I
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
RV32I is a load-store architecture, where only load and store instructions access memory and arithmetic instructions only operate on CPU registers. RV32I provides a 32-bit address space that is byte-addressed.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published