Specify Top Module for Pure VHDL Design Exclusively During Design Elaboration #9444
Annotations
1 warning
|
The following artifacts were uploaded using a version of actions/upload-artifact that is scheduled for deprecation: "foedag-windows-msvc", "foedag-windows-msvc-regression".
Please update your workflow to use v4 of the artifact actions.
Learn more: https://github.blog/changelog/2024-04-16-deprecation-notice-v3-of-the-artifact-actions/
|
This job succeeded
Loading