Skip to content

Actions: os-fpga/yosys-rs-plugin

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
201 workflow runs
201 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Fix missing inout port declaration in EDA-2821
Increment Version #281: Pull request #327 opened by BessonThierry
May 28, 2024 16:26 15s BessonThierry:main
May 28, 2024 16:26 15s
Add error message for illegal port connection to fix EDA-2834
Increment Version #279: Pull request #325 opened by awaisabbas006
May 20, 2024 10:47 14s main
May 20, 2024 10:47 14s
Fix EDA-2887 to handle tristate output declared as inout
Increment Version #278: Pull request #324 opened by BessonThierry
May 20, 2024 06:50 13s BessonThierry:main
May 20, 2024 06:50 13s
fix EDA-2858 handling pre-instantiated I_BUF and CLK_BUF
Increment Version #277: Pull request #323 opened by BessonThierry
May 15, 2024 09:00 18s BessonThierry:main
May 15, 2024 09:00 18s
fix EDA-2766 on corrupted strings in netlist info json file
Increment Version #275: Pull request #321 opened by BessonThierry
April 30, 2024 13:26 13s BessonThierry:main
April 30, 2024 13:26 13s
Fix for EDA-2752
Increment Version #274: Pull request #320 opened by awaisabbas006
April 30, 2024 06:15 8m 30s main
April 30, 2024 06:15 8m 30s
Submodule update Rev.1.2.1 FPGA_PRIMITIVES_MODELS
Increment Version #273: Pull request #319 opened by AYYAZmayo
April 30, 2024 04:48 13s AYYAZmayo:main
April 30, 2024 04:48 13s
Fix EDA-2755,Updated parity bit placements in BRAM techmap
Increment Version #272: Pull request #318 opened by AYYAZmayo
April 29, 2024 09:14 2m 13s AYYAZmayo:main
April 29, 2024 09:14 2m 13s
Port latest genesis3/FPGA_PRIMITIVES_MODELS REV. 1.2.0
Increment Version #271: Pull request #317 opened by AYYAZmayo
April 25, 2024 06:29 3m 17s AYYAZmayo:main
April 25, 2024 06:29 3m 17s
fix missing comma in netlist info json file before memories
Increment Version #270: Pull request #316 opened by BessonThierry
April 23, 2024 14:50 14s BessonThierry:main
April 23, 2024 14:50 14s
Port latest FPGA_PRIMITIVES_MODELS, rev 1.1.9
Increment Version #269: Pull request #315 opened by AYYAZmayo
April 23, 2024 05:18 15s AYYAZmayo:main
April 23, 2024 05:18 15s
EDA-2729,fixed runtime issue in BRAM_INIT pass
Increment Version #268: Pull request #314 opened by AYYAZmayo
April 19, 2024 11:03 18s AYYAZmayo:main
April 19, 2024 11:03 18s
fix EDA-2727
Increment Version #267: Pull request #313 opened by BessonThierry
April 19, 2024 10:28 16s BessonThierry:main
April 19, 2024 10:28 16s
Submodule update ,Fix EDA-2672
Increment Version #265: Pull request #311 opened by AYYAZmayo
April 15, 2024 12:06 1m 49s AYYAZmayo:main
April 15, 2024 12:06 1m 49s
Revert-fix for EDA-2629
Increment Version #264: Pull request #310 opened by AYYAZmayo
April 9, 2024 07:53 18s revert-302-main
April 9, 2024 07:53 18s
Submodule Updates w.r.t SIM-Model Changes release 1.1.5
Increment Version #263: Pull request #309 opened by AYYAZmayo
April 8, 2024 05:33 15s AYYAZmayo:main
April 8, 2024 05:33 15s
improve SEC flow
Increment Version #262: Pull request #308 opened by BessonThierry
April 5, 2024 12:25 18s BessonThierry:main
April 5, 2024 12:25 18s
improves SEC flow and UI
Increment Version #261: Pull request #307 opened by BessonThierry
April 4, 2024 16:37 22s BessonThierry:main
April 4, 2024 16:37 22s
fix EDA-2662
Increment Version #259: Pull request #305 opened by BessonThierry
April 2, 2024 11:16 13s BessonThierry:main
April 2, 2024 11:16 13s
EDA-2629,fixp1
Increment Version #258: Pull request #304 opened by AYYAZmayo
April 2, 2024 05:54 14s main
April 2, 2024 05:54 14s
Revert "EDA-2629:remove dangling wires after IO-Mapping"
Increment Version #257: Pull request #303 opened by awaisabbas006
April 1, 2024 10:56 14s revert-302-main
April 1, 2024 10:56 14s