Skip to content
View pel19072's full-sized avatar
  • Universidad del Valle de Guatemala

Highlights

  • Pro

Block or report pel19072

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Lab_03 Lab_03 Public

  2. Laboratorio_3 Laboratorio_3 Public

    8 tablas de verdad usando verilog (4 ejercicios - tablas SOP y POS para cada uno)

    Verilog

  3. Lab_3_Tablas_de_verdad Lab_3_Tablas_de_verdad Public

    Entrega Final

    Verilog

  4. Laboratorios-Digital-2020 Laboratorios-Digital-2020 Public

    Laboratorios de Electrónica Digital 1 2020

    Verilog

  5. Proyecto_Etch_a_Sketch Proyecto_Etch_a_Sketch Public

    Segundo Proyecto de Micros

    Python

  6. Proyecto_Garra Proyecto_Garra Public

    Tercer Proyecto Micros 2020

    Assembly