Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[MLIR] Omit version comment by default #1313

Merged
merged 5 commits into from
Sep 21, 2023
Merged

[MLIR] Omit version comment by default #1313

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
011ee97
[MLIR] Omit version comment by default
rsetaluri Aug 30, 2023
29f9d94
[MLIR] Update golds
rsetaluri Aug 30, 2023
e58cd98
[MLIR] Remove spurrious gold files
rsetaluri Aug 30, 2023
57f8255
[MLIR] Update split verilog doc
rsetaluri Aug 30, 2023
6319723
[When] Update golds
rsetaluri Aug 31, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 0 additions & 1 deletion docs/split_verilog.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -56,7 +56,6 @@ m.compile("output/main", Top, output="mlir-verilog", **opts)
---
`output/main.sv` (main RTL; note how it only includes `Bar`, `Foo`, and `Top`):
```Verilog
// Generated by CIRCT circtorg-0.0.0-1018-g3a39b339f
module Bar(
input [7:0] I,
output [7:0] O);
Expand Down
2 changes: 1 addition & 1 deletion magma/backend/mlir/compile_to_mlir_opts.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -19,4 +19,4 @@ class CompileToMlirOpts:
disallow_expression_inlining_in_ports: bool = False
disallow_local_variables: bool = False
split_verilog: bool = False
omit_version_comment: bool = False
omit_version_comment: bool = True
2 changes: 1 addition & 1 deletion tests/gold/test_basic_namer_dict.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module.extern @Foo(%I: i8) -> (O: i8)
hw.module @test_basic_namer_dict(%I: i8) -> (O: i8) {
%1 = sv.wire sym @test_basic_namer_dict.x name "x" : !hw.inout<i8>
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_bind2_basic.mlir.tpl
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @TopBasicAsserts_mlir(%I: i1, %O: i1, %other: i1) -> () attributes {output_filelist = #hw.output_filelist<"$cwd/build/test_bind2_basic_bind_files.list">} {
}
hw.module @Top(%I: i1) -> (O: i1) {
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_bind2_basic_split_verilog.mlir.tpl
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @TopBasicAsserts_mlir(%I: i1, %O: i1, %other: i1) -> () attributes {output_file = #hw.output_file<"$cwd/build/TopBasicAsserts_mlir.v">, output_filelist = #hw.output_filelist<"$cwd/build/test_bind2_basic_split_verilog_bind_files.list">} {
}
hw.module @Top(%I: i1) -> (O: i1) attributes {output_file = #hw.output_file<"$cwd/build/test_bind2_basic_split_verilog.v">} {
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_bind2_generator.mlir.tpl
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @LogicAsserts(%I: i1, %O: i1, %other: i1) -> () attributes {output_filelist = #hw.output_filelist<"$cwd/build/test_bind2_generator_bind_files.list">} {
sv.verbatim "{{0}} {{1}} {{2}}" (%I, %O, %other) : i1, i1, i1
}
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_bind2_xmr.mlir.tpl
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @Bottom(%I: !hw.struct<x: i1, y: i1>) -> (O: !hw.struct<x: i1, y: i1>) {
hw.output %I : !hw.struct<x: i1, y: i1>
}
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_bind2_xmr_flatten_all_tuples.mlir.tpl
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @Bottom(%I_x: i1, %I_y: i1) -> (O_x: i1, O_y: i1) {
hw.output %I_x, %I_y : i1, i1
}
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_bind_basic_mlir.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @Top(%I: i1) -> (O: i1) {
%1 = sv.wire sym @Top._magma_bind_wire_0 name "_magma_bind_wire_0" : !hw.inout<i1>
sv.assign %1, %I : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_bind_xmr_mlir.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @Bottom(%I: i1) -> (O: i1) {
hw.output %I : i1
}
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_compile_guard_anon_driven_internal.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @COND_compile_guard(%port_0: i1) -> () {
%1 = sv.wire sym @COND_compile_guard.corebit_undriven_inst0 : !hw.inout<i1>
%0 = sv.read_inout %1 : !hw.inout<i1>
Expand Down
Empty file added tests/gold/test_compile_guard_basic.mlir
View file
Open in desktop
Empty file.
2 changes: 1 addition & 1 deletion tests/gold/test_compile_guard_inline_verilog_reset.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @COND_compile_guard(%port_0: i1, %port_1: i1, %port_2: i1) -> () {
sv.verbatim "\nassert property (@(posedge {{2}}) disable iff {{1}} {{0}} |-> ##1 {{0}};\n " (%port_0, %port_1, %port_2) : i1, i1, i1
}
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_inline_verilog2_share_default_clocks.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @inline_verilog2_share_default_clocks(%x: i1, %y: i1, %CLK: i1, %RESET: i1) -> () {
sv.verbatim "assert property (@(posedge {{0}}) disable iff (! {{1}}) {{2}} |-> ##1 {{3}});" (%CLK, %RESET, %x, %y) : i1, i1, i1, i1
sv.verbatim "assert property (@(posedge {{0}}) disable iff (! {{1}}) {{2}} |-> ##1 {{3}});" (%CLK, %RESET, %x, %y) : i1, i1, i1, i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_inline_verilog2_simple.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @inline_verilog2_simple(%I: i1, %arr: i2, %CLK: i1) -> (O: i1) {
%1 = sv.reg name "Register_inst0" : !hw.inout<i1>
sv.alwaysff(posedge %CLK) {
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_inline_verilog2_tuple.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module.extern @InnerInnerDelayUnit(%INPUT_0_data: i5, %INPUT_0_valid: i1, %INPUT_1_data: i5, %INPUT_1_valid: i1, %OUTPUT_0_ready: i1, %OUTPUT_1_ready: i1) -> (INPUT_0_ready: i1, INPUT_1_ready: i1, OUTPUT_0_data: i5, OUTPUT_0_valid: i1, OUTPUT_1_data: i5, OUTPUT_1_valid: i1)
hw.module @InnerDelayUnit(%INPUT_0_data: i5, %INPUT_0_valid: i1, %INPUT_1_data: i5, %INPUT_1_valid: i1, %OUTPUT_0_ready: i1, %OUTPUT_1_ready: i1, %CLK: i1) -> (INPUT_0_ready: i1, INPUT_1_ready: i1, OUTPUT_0_data: i5, OUTPUT_0_valid: i1, OUTPUT_1_data: i5, OUTPUT_1_valid: i1) {
%0, %1, %2, %3, %4, %5 = hw.instance "inner_inner_delay" @InnerInnerDelayUnit(INPUT_0_data: %INPUT_1_data: i5, INPUT_0_valid: %INPUT_1_valid: i1, INPUT_1_data: %INPUT_0_data: i5, INPUT_1_valid: %INPUT_0_valid: i1, OUTPUT_0_ready: %OUTPUT_1_ready: i1, OUTPUT_1_ready: %OUTPUT_0_ready: i1) -> (INPUT_0_ready: i1, INPUT_1_ready: i1, OUTPUT_0_data: i5, OUTPUT_0_valid: i1, OUTPUT_1_data: i5, OUTPUT_1_valid: i1)
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_inline_verilog2_uniquification.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @Foo(%I: i1) -> () {
sv.verbatim "always @(*) $display(\"%d\\n\", {{0}});" (%I) : i1
}
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_inline_verilog_expression_compilation_mlir.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @MyWrapperGen_1(%I: i1, %CLK: i1) -> (O: i1) {
%0 = sv.verbatim.expr "R | I" () : () -> (i1)
sv.verbatim "reg [0:0] R;\nasssign R <= {{0}};\n" (%I) : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_module_linking_no_default.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @_OrImpl(%I0: i1, %I1: i1) -> (O: i1) {
%0 = comb.or %I0, %I1 : i1
hw.output %0 : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_module_linking_only_default.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @_OrImpl(%I0: i1, %I1: i1) -> (O: i1) {
%0 = comb.or %I0, %I1 : i1
hw.output %0 : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_module_linking_with_default.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @_OrImpl(%I0: i1, %I1: i1) -> (O: i1) {
%0 = comb.or %I0, %I1 : i1
hw.output %0 : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_namer_dict_already_named.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module.extern @Foo(%I: i8) -> (O: i8)
hw.module @test_namer_dict_already_named(%I: i8) -> (O: i8) {
%1 = sv.wire sym @test_namer_dict_already_named.y name "y" : !hw.inout<i8>
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_namer_dict_explicit_collision_inst.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module.extern @Foo(%I: i8) -> (O: i8)
hw.module @test_namer_dict_explicit_collision_inst(%I: i8) -> (O: i8) {
%0 = hw.instance "foo_0" @Foo(I: %I: i8) -> (O: i8)
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_namer_dict_explicit_collision_value.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_namer_dict_explicit_collision_value(%I: i8) -> (O: i8) {
%1 = sv.wire sym @test_namer_dict_explicit_collision_value.y_0 name "y_0" : !hw.inout<i8>
sv.assign %1, %I : i8
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_namer_dict_generator.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @Foo(%I: i8) -> (O: i8) {
%1 = sv.wire sym @Foo.x name "x" : !hw.inout<i8>
sv.assign %1, %I : i8
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_namer_dict_multiple.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module.extern @Foo(%I: i8) -> (O: i8)
hw.module @test_namer_dict_multiple(%I: i8) -> (O: i8) {
%1 = sv.wire sym @test_namer_dict_multiple.x_0 name "x_0" : !hw.inout<i8>
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_namer_dict_smart_bits.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_namer_dict_smart_bits(%I0: i8, %I1: i8) -> (O: i9) {
%0 = comb.extract %I0 from 0 : (i8) -> i1
%1 = comb.extract %I0 from 1 : (i8) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_namer_dict_smart_bits_lazy.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_namer_dict_smart_bits_lazy(%I0: i8, %I1: i8) -> (O: i9) {
%0 = comb.extract %I0 from 0 : (i8) -> i1
%1 = comb.extract %I0 from 1 : (i8) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_namer_dict_smart_bits_lazy_rename.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_namer_dict_smart_bits_lazy_rename(%I0: i8, %I1: i8) -> (O: i9) {
%0 = comb.extract %I0 from 0 : (i8) -> i1
%1 = comb.extract %I0 from 1 : (i8) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_test_inline_verilog2_clock_output.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_inline_verilog2_clock_output(%x: i1, %y: i1) -> () {
sv.verbatim "Foo bar (.x({{0}}), .y({{1}}))" (%x, %y) : i1, i1
}
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_test_inline_verilog2_passthrough_wire.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_inline_verilog2_passthrough_wire(%I: !hw.struct<x: i1, y: i4>) -> (O: !hw.struct<x: i1, y: i4>) {
%0 = hw.struct_extract %I["y"] : !hw.struct<x: i1, y: i4>
%1 = comb.extract %0 from 0 : (i4) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_test_inline_verilog2_wire_insertion_bad_verilog.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_inline_verilog2_wire_insertion_bad_verilog(%I: i32) -> (O: i1) {
%0 = comb.extract %I from 0 : (i32) -> i1
sv.verbatim "`ifdef LOGGING_ON"
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_2d_array_assign.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_2d_array_assign(%I: !hw.array<2xi2>, %S: i1) -> (O: !hw.array<2xi2>) {
%1 = sv.reg : !hw.inout<!hw.array<2xi2>>
%0 = sv.read_inout %1 : !hw.inout<!hw.array<2xi2>>
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_2d_array_assign_slice.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_2d_array_assign_slice(%I: !hw.array<4xi2>, %S: i1) -> (O: !hw.array<4xi2>) {
%1 = sv.reg : !hw.inout<!hw.array<4xi2>>
%0 = sv.read_inout %1 : !hw.inout<!hw.array<4xi2>>
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_3d_array_assign.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_3d_array_assign(%I: !hw.array<2x!hw.array<2xi2>>, %S: i1) -> (O: !hw.array<2x!hw.array<2xi2>>) {
%1 = sv.reg : !hw.inout<!hw.array<2x!hw.array<2xi2>>>
%0 = sv.read_inout %1 : !hw.inout<!hw.array<2x!hw.array<2xi2>>>
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_array_3d_bulk_child.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_array_3d_bulk_child(%I: !hw.array<2x!hw.array<2xi2>>, %S: i1) -> (O: !hw.array<2x!hw.array<2xi2>>) {
%1 = sv.reg : !hw.inout<!hw.array<2x!hw.array<2xi2>>>
%0 = sv.read_inout %1 : !hw.inout<!hw.array<2x!hw.array<2xi2>>>
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_array_resolved_after.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_array_resolved_after(%I: i8, %S: i1) -> (O: i16) {
%0 = hw.constant 0 : i1
%1 = hw.constant 0 : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_double_elsewhen.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_double_elsewhen(%I: i2, %S: i2) -> (O: i1) {
%0 = comb.extract %S from 0 : (i2) -> i1
%1 = comb.extract %I from 0 : (i2) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_else.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_else(%I: i2, %S: i1) -> (O: i1) {
%0 = comb.extract %I from 0 : (i2) -> i1
%1 = comb.extract %I from 1 : (i2) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_elsewhen.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_elsewhen(%I: i3, %S: i2) -> (O: i1) {
%0 = comb.extract %S from 0 : (i2) -> i1
%1 = comb.extract %I from 0 : (i3) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_emit_asserts_basic.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_emit_asserts_basic(%I: i2, %S: i1) -> (O: i1) {
%0 = comb.extract %I from 1 : (i2) -> i1
%1 = comb.extract %I from 0 : (i2) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_emit_asserts_chained.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_emit_asserts_chained(%I: i2, %S: i2) -> (O: i1) {
%0 = comb.extract %S from 1 : (i2) -> i1
%1 = comb.extract %S from 0 : (i2) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_emit_asserts_elsewhen.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_emit_asserts_elsewhen(%I: i2, %S: i2) -> (O: i1) {
%0 = comb.extract %S from 0 : (i2) -> i1
%1 = comb.extract %I from 1 : (i2) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_emit_asserts_elsewhen_otherwise.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_emit_asserts_elsewhen_otherwise(%I: i2, %S: i2) -> (O: i1) {
%0 = comb.extract %S from 0 : (i2) -> i1
%1 = comb.extract %I from 0 : (i2) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_emit_asserts_nesting.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_emit_asserts_nesting(%I: i2, %S: i2) -> (O: i1) {
%0 = comb.extract %S from 0 : (i2) -> i1
%1 = comb.extract %S from 1 : (i2) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_emit_asserts_otherwise.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_emit_asserts_otherwise(%I: i2, %S: i1) -> (O: i1) {
%0 = comb.extract %I from 0 : (i2) -> i1
%1 = comb.extract %I from 1 : (i2) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_emit_asserts_tuple.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_emit_asserts_tuple(%I_0_0: i8, %I_0_1: i1, %I_1_0: i8, %I_1_1: i1, %S: i1) -> (O_0: i8, O_1: i1) {
%2 = sv.reg : !hw.inout<i8>
%0 = sv.read_inout %2 : !hw.inout<i8>
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_emit_asserts_tuple_elab.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_emit_asserts_tuple_elab(%I_0_0: i8, %I_0_1: i1, %I_1_0: i8, %I_1_1: i1, %S: i1, %CLK: i1) -> (O_0: i8, O_1: i1) {
%4 = sv.reg : !hw.inout<i8>
%2 = sv.read_inout %4 : !hw.inout<i8>
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_emit_asserts_value.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_emit_asserts_value(%S: i3, %O_ready: i1, %CLK: i1) -> (O_valid: i1, O_data_x: i1, O_data_y: i8) {
%0 = hw.constant 0 : i1
%1 = comb.extract %S from 0 : (i3) -> i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_internal_instantiation.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_internal_instantiation(%I: i2, %S: i1) -> (O: i1) {
%0 = comb.extract %I from 0 : (i2) -> i1
%1 = hw.constant 1 : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_lazy_array.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_lazy_array(%S: i1) -> (O: i2) {
%0 = hw.constant 0 : i1
%1 = hw.constant 1 : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_lazy_array_multiple_whens.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_lazy_array_multiple_whens(%I: i4, %S: i1) -> (O: i4) {
%1 = hw.constant -1 : i1
%0 = comb.xor %1, %S : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_lazy_array_nested.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_lazy_array_nested(%S: i1) -> (O: !hw.array<2x!hw.struct<x: i1, y: i1>>) {
%0 = hw.constant 0 : i1
%1 = hw.constant 1 : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_lazy_array_protocol.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_lazy_array_protocol(%S: i1) -> (O: !hw.array<2xi1>) {
%0 = hw.constant 0 : i1
%1 = hw.constant 1 : i1
Expand Down
2 changes: 1 addition & 1 deletion tests/gold/test_when_lazy_array_resolve.mlir
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
module attributes {circt.loweringOptions = "locationInfoStyle=none"} {
module attributes {circt.loweringOptions = "locationInfoStyle=none,omitVersionComment"} {
hw.module @test_when_lazy_array_resolve(%I: i2, %S: i1) -> (O: i2) {
%0 = hw.constant 1 : i2
%1 = comb.shru %I, %0 : i2
Expand Down
Loading
Loading