You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
FPGA backend is based on TVM OpenCL backend. But the naive codegen for OpenCL is not sufficient for FPGA, so FlexCL is needed. The related files are available only when the authors can return to school (after COVID-19). I'll ask my co-author to supplement the FPGA files later if he is willing to do this.
As title shows, I didn't find scheduling exploration for FPGA. And, the baselines folder doesn't contain FPGA either.
The text was updated successfully, but these errors were encountered: