Skip to content
This repository was archived by the owner on Nov 22, 2023. It is now read-only.

Issues: pulp-platform/snitch

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

Snitch to Wishbone Bridge
#457 by GARIIKK was closed Mar 22, 2023
SSR writes '-inf' at the end
#449 by dbernhard-0x7CD was closed Jan 11, 2023
SPI Host: FSM Bug Read Enable
#393 by crsystems was closed May 12, 2022
SPI Host: FSM Bug CSID Switch
#390 by crsystems was closed Apr 26, 2022
SPI Host: FSM Bug CSAAT
#387 by crsystems was closed Apr 21, 2022
Is this synthesizable?
#360 by astrohan was closed Mar 21, 2022
occamy: PCIE config regbus not connected bug Something isn't working RTL
#347 by fischeti was closed Feb 25, 2022
ci: Forced python version
#301 by fischeti was closed Jul 11, 2023
axi: Outdated dw_converter
#283 by SamuelRiedel was closed Oct 6, 2021
AXI-Lite Master port for SBA
#257 by zarubaf was closed Sep 19, 2021
ProTip! Find all open issues with in progress development work with linked:pr.