Skip to content

Issues: riscv-collab/riscv-openocd

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

Memory access initiated by GDB is mishandled on some configurations Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1184 opened Dec 10, 2024 by en-sc
Drop the use of -coreid in RISC-V targets Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1147 opened Oct 10, 2024 by en-sc
Unable to halt Hart 992
#1143 opened Oct 4, 2024 by RenatoBelmonte
Update RISCV_SCAN_DELAY_MAX to UINT_MAX Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1137 opened Sep 23, 2024 by en-sc
Invalided cache for breakpoints
#1113 opened Aug 14, 2024 by oferShinaar
Unnecessary calls to select_dmi() Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1092 opened Jun 14, 2024 by en-sc
RISC-V v0.11: Writes to register x0 (zero) should not be cached. Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1086 opened Jun 6, 2024 by en-sc
Q extension support
#1068 opened May 7, 2024 by en-sc
ProTip! Find all open issues with in progress development work with linked:pr.