Bump version: 0.9.0 → 0.10.0

riscv-software-src · Jan 27, 2022 · eae4230 · eae4230
1 parent 7bdd7fd
commit eae4230
Show file tree

Hide file tree

Showing 4 changed files with 7 additions and 3 deletions.
diff --git a/CHANGELOG.md b/CHANGELOG.md
@@ -2,6 +2,10 @@
 
 This project adheres to [Semantic Versioning](https://semver.org/spec/v2.0.0.html).
 
+## [0.10.0] - 2022-01-27
+- Added support for instructions from B extension.
+- Bug fix for bgeu instruction.
+
 ## [0.9.0] - 2022-01-07
 - Added support for P extension cover point generation and instruction decoding.
 - Allowed an instruction to generate results in multiple registers.

diff --git a/riscv_isac/__init__.py b/riscv_isac/__init__.py
@@ -4,4 +4,4 @@
 
 __author__ = """InCore Semiconductors Pvt Ltd"""
 __email__ = '[email protected]'
-__version__ = '0.9.0'
+__version__ = '0.10.0'
diff --git a/setup.cfg b/setup.cfg
@@ -1,5 +1,5 @@
 [bumpversion]
-current_version = 0.9.0
+current_version = 0.10.0
 commit = True
 tag = True
 

diff --git a/setup.py b/setup.py
@@ -26,7 +26,7 @@ def read_requires():
 
 setup(
     name='riscv_isac',
-    version='0.9.0',
+    version='0.10.0',
     description="RISC-V ISAC",
     long_description=readme + '\n\n',
     classifiers=[